A method and system for reducing power consumption of track circuit

By obtaining carrier frequency and low frequency encoding information, the frequency shift signal is generated, and the power output is amplified when the frequency is within the specified range, voltage and current are checked back. If the current exceeds the threshold, the amplitude of the output signal is reduced, which solves the problem of high power consumption and safety hazards of the track circuit and reduces the power consumption of the track circuit.

CN116788313BActive Publication Date: 2025-05-06CRSC RESEARCH & DESIGN INSTITUTE GROUP CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202310943035.8
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2023-07-31
Publication Date
2025-05-06
Estimated Expiration
2043-07-31

AI Technical Summary

Technical Problem

There is a large amount of energy loss during operation of the track circuit, resulting in high power consumption, and the redundant circuits of the transmitter and receiver consume a lot of power, which poses safety risks.

Method used

By acquiring carrier frequency and low frequency encoding information, a frequency shift signal is generated, and the power output is amplified when the frequency is within a specified range, voltage and current are checked back, and the amplitude of the output signal is reduced if the current exceeds the threshold.

Benefits of technology

The power consumption of the track circuit is reduced, the power consumption of the transmitter and receiver is reduced, safety risks are reduced, and the power consumption of each track circuit is minimized.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116788313B_ABST
    Figure CN116788313B_ABST
Patent Text Reader

Abstract

The present invention belongs to the technical field of track circuits, and particularly relates to a method and system for reducing the power consumption of track circuits. The method comprises: obtaining carrier frequency and low-frequency coding information; generating a frequency-shifted signal according to the carrier frequency and low-frequency coding information; judging whether the frequency of the frequency-shifted signal is within a specified range; when the frequency of the frequency-shifted signal is within the specified range, amplifying the power of the frequency-shifted signal and outputting it, and performing a back check on the voltage and current amplitude of the output signal; and reducing the amplitude of the output signal when the current of the output signal exceeds a threshold. The present invention uses the same integrated circuit unit for the transmitting part and the receiving part of the track circuit, thereby reducing the power consumption of the integrated circuit unit of the existing track circuit system. At the same time, the output power of the transmitter can be reduced according to the output circuit current feedback value and the amplitude value of the signal received by the receiving part, while ensuring that the track circuit can operate safely and reliably, thereby minimizing the power consumption of each section of the track circuit.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention belongs to the technical field of track circuits, and in particular relates to a method and system for reducing power consumption of track circuits. Background Art

[0002] Track circuits are widely used in my country's railways as basic equipment for checking whether sections are idle or occupied, and track circuits operate uninterruptedly for a long time. For the current 500,000 sections of track circuits in China, each section consumes at least 40 watts of electricity, which is about 180 million kWh of electricity per year; the number of sections using audio track circuits should be more than 100,000, and each section consumes an average of about 100 watts of electricity, which is about 90 million kWh of electricity per year; there are about 100,000 sections of track circuits designed with CPUs, and the CPU and peripheral devices consume about 50 watts of electricity, which is about 46 million kWh of electricity per year, and the railway track circuit consumes about 310 million kWh of electricity. Since track circuits are operated in the most unfavorable state (such as the lowest ballast resistance, train occupancy, etc.), a lot of energy is lost. Even if the power consumption can be reduced by 20% on average, 62 million kWh of electricity can be saved each year, which is equivalent to the power generation of a medium-sized power station. With the continuous improvement of digital and intelligent technologies, technical support has been improved to reduce power consumption.

[0003] The track circuit is adjusted with the minimum ballast resistance (0.6 ohms / km), but in actual operation, especially on sunny days, the ballast resistance of the track circuit is mostly above 10 ohms / km, and the voltage at the receiving end is more than 2.0 times higher than the standard value. If the voltage at the sending end is reduced to 1.5 times higher than the standard value, it can still meet the needs of the track circuit. Taking into account the 30% reduction in the sending end voltage, the output power of the equipment is also reduced by 50%. At the same time, the power amplifier circuit efficiency used in the ZPW-2000 series track circuit in the section is only 60% or less. If a digital power amplifier is used, the power amplifier efficiency can be increased to more than 80%. At the same time, the transmitter and receiver currently used are both composed of integrated circuits. The separated transmitter and receiving areas need to collect external codes and communicate with the outside world. There are a large number of redundant circuits, which consume a lot of electricity. If sending and receiving are integrated, each section can reduce the power consumption by at least 20W. Based on the 200,000 sections of track circuits composed of integrated circuits on the current railway, 4 million watts of electricity can be saved. At the same time, the track circuit has a problem that as the train gets closer to the sending end, the current output by the track circuit transmitter becomes larger and larger, and the track circuit current transmitted on the rails becomes higher and higher, far exceeding the train's demand for track circuit signal current. The excessive current not only causes a large amount of loss, but also aggravates the interference to the adjacent line sections, and increases the probability of adjacent line trains receiving interference signals and displaying errors, posing a serious safety hazard. Summary of the invention

[0004] In view of the above problems, the present invention provides a method for reducing the power consumption of a track circuit, the method comprising:

[0005] Get carrier frequency and low frequency coding information;

[0006] generating a frequency-shifted signal according to the carrier frequency and the low-frequency coding information;

[0007] Determining whether the frequency of the frequency-shifted signal is within a specified range;

[0008] When the frequency of the frequency-shifted signal is within the specified range, the power of the frequency-shifted signal is amplified and then output, and the voltage and current amplitude of the output signal are checked back;

[0009] When the current of the output signal exceeds the threshold, the amplitude of the output signal is reduced.

[0010] Preferably, before acquiring the carrier frequency and low frequency coding information, the method further includes: reading in a coding input mode.

[0011] Preferably, the carrier frequency and low frequency coding information includes a carrier frequency signal, a low frequency signal and a default signal amplitude;

[0012] Among them, there are 8 carrier frequencies, namely 1698.7Hz, 1701.4Hz, 1998.7Hz, 2001.4Hz, 2298.7Hz, 2301.4Hz, 2598.7Hz, and 2601.4Hz;

[0013] There are 18 kinds of low frequencies, ranging from 10.3 to 29 Hz, with an interval of 1.1 Hz.

[0014] Preferably, the specified range is specifically: the carrier frequency signal is not greater than ±0.15 Hz and the low frequency signal is not greater than ±0.03 Hz.

[0015] Preferably, the voltage check of the output signal includes the following two cases:

[0016] If the output signal is not directly output through a transformer, the voltage feedback signal directly collects the voltage of the output signal through an isolation circuit;

[0017] If the output signal is output through a transformer with a fixed ratio or an adjustable ratio, a feedback signal loop with a fixed ratio is added to the transformer, and the voltage on the feedback signal loop is collected through a conditioning circuit.

[0018] Preferably, when the current amplitude of the output signal is less than 450mA, if the feedback signal for back-checking the voltage of the output signal exceeds the specified voltage, the amplitude of the frequency-shifted signal is adjusted to reduce the amplitude of the feedback signal to within the range of ±3% to achieve an output signal below ±5% of the specified maximum voltage, wherein the feedback signal is the voltage collected when the voltage of the output signal is back-checked, and the specified voltage is 0.5V±3%.

[0019] Preferably, if the feedback signal exceeds a specified voltage and cannot drop to a specified voltage range within a predetermined time, the device stops outputting, the device is considered to be faulty, and the section is determined to be occupied.

[0020] Preferably, after amplifying the power of the frequency-shifted signal and outputting it, the method further includes checking the frequency of the output signal:

[0021] If it is detected that the frequency of the output signal exceeds the specified range, or the feedback signal of the output signal voltage is greater than the specified voltage + 5%, the output of the square wave signal will be stopped;

[0022] If it is checked that the frequency of the output signal and the feedback signal of the output signal voltage are within the specified range, a square wave signal is output, a +24V DC signal is output, the external switching relay is driven to pick up, and a frequency shift signal is output.

[0023] Preferably, after acquiring the carrier frequency and the low frequency coding information, the method further includes determining the idle state of the segment according to the carrier frequency and the low frequency coding information:

[0024] If the carrier frequency signal is within ±0.7Hz, the low frequency signal is within ±0.1Hz, and the default signal amplitude is above 200 mV, the segment is determined to be idle, a square wave signal is output, and a +24V DC signal is generated to energize the external status relay, indicating that the segment status is idle;

[0025] If it is detected that the signal carrier frequency is outside ±1.3Hz, or the low frequency is outside ±0.5Hz, or the default signal amplitude is below 170mV, the section is determined to be occupied, the output of the square wave signal stops, the output of the 0V DC signal, and the external status relay falls, indicating that the section status is occupied.

[0026] The present invention also provides a system for reducing power consumption of track circuits, the system comprising an acquisition module, a signal generation module, a first judgment module, a backcheck module and a processing module;

[0027] The acquisition module is used to acquire carrier frequency and low frequency coding information;

[0028] The signal generating module is used to generate a frequency shift signal according to the carrier frequency and the low frequency coding information;

[0029] The first judging module is used to judge whether the frequency of the frequency-shifted signal is within a specified range;

[0030] The checkback module is used to amplify the power of the frequency-shifted signal and output it when the frequency of the frequency-shifted signal is within a specified range, and to check the voltage and current amplitude of the output signal;

[0031] The processing module is used for reducing the amplitude of the output signal when the current of the output signal exceeds a threshold value.

[0032] Preferably, the system further comprises a reading module, and the reading module is used to read the coding input mode.

[0033] Preferably, the backcheck module is used to backcheck the voltage and current amplitude of the output signal, including the following two situations:

[0034] If the output signal is not directly output through a transformer, the voltage feedback signal directly collects the voltage of the output signal through an isolation circuit;

[0035] If the output signal is output through a transformer with a fixed ratio or an adjustable ratio, a feedback signal loop with a fixed ratio is added to the transformer, and the voltage on the feedback signal loop is collected through a conditioning circuit.

[0036] Preferably, the system further comprises a second judgment module, the second judgment module being used to judge the idle state of the segment according to the carrier frequency and the low frequency coding information;

[0037] If the carrier frequency signal is within ±0.7Hz, the low frequency signal is within ±0.1Hz, and the default signal amplitude is above 200 mV, the segment is determined to be idle, a square wave signal is output, and a +24V DC signal is generated to energize the external status relay, indicating that the segment status is idle;

[0038] If it is detected that the signal carrier frequency is outside ±1.3Hz, or the low frequency is outside ±0.5Hz, or the default signal amplitude is below 170mV, the section is determined to be occupied, the output of the square wave signal stops, the output of the 0V DC signal, and the external status relay falls, indicating that the section status is occupied.

[0039] Preferably, the system further comprises a checking module, and the checking module is used to check the frequency of the output signal;

[0040] If it is detected that the frequency of the output signal exceeds the specified range, or the feedback signal of the output signal voltage is greater than the specified voltage + 5%, the output of the square wave signal will be stopped;

[0041] If it is checked that the frequency of the output signal and the feedback signal of the output signal voltage are within the specified range, a square wave signal is output, a +24V DC signal is output, the external switching relay is driven to pick up, and a frequency shift signal is output.

[0042] The present invention has the following beneficial effects:

[0043] The present invention adopts the same integrated circuit unit for the transmitting part and the receiving part of the track circuit, thereby reducing the power consumption of the integrated circuit unit of the existing track circuit system. At the same time, according to the output circuit current feedback value and the amplitude value of the signal received by the receiving part, the output power of the transmitter can be reduced while ensuring that the track circuit can operate safely and reliably, thereby minimizing the power consumption of each section of the track circuit.

[0044] Other features and advantages of the present invention will be described in the following description, and partly become obvious from the description, or be understood by implementing the present invention. The purpose and other advantages of the present invention can be realized and obtained by the structures pointed out in the description and the drawings. BRIEF DESCRIPTION OF THE DRAWINGS

[0045] In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the following briefly introduces the drawings required for use in the embodiments or the description of the prior art. Obviously, the drawings described below are some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying creative work.

[0046] Figure 1 A schematic diagram of a method for reducing power consumption of a track circuit according to an embodiment of the present invention is shown;

[0047] Figure 2 A detailed flow chart of a method for reducing power consumption of a track circuit according to an embodiment of the present invention is shown;

[0048] Figure 3 The principle of the conditional acquisition input circuit in an embodiment of the present invention is shown;

[0049] Figure 4 A schematic diagram showing the connection between the signal generation and checkback module and the dual CPU module in an embodiment of the present invention is shown;

[0050] Figure 5 A schematic diagram of a digital power amplifier in an embodiment of the present invention is shown;

[0051] Figure 6 A schematic diagram of a system for reducing power consumption of a track circuit in an embodiment of the present invention is shown. DETAILED DESCRIPTION

[0052] In order to make the purpose, technical solution and advantages of the embodiments of the present invention clearer, the technical solution in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments are part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.

[0053] like Figure 1 As shown, the present invention proposes a method for reducing the power consumption of a track circuit, the method comprising the following steps:

[0054] (1) Obtain carrier frequency and low-frequency coding information;

[0055] Before obtaining the carrier frequency and low frequency coding information, the method further includes: reading in the coding input mode.

[0056] The carrier frequency and low frequency coding information includes a carrier frequency signal, a low frequency signal and a default signal amplitude;

[0057] There are 8 carrier frequencies, namely 1698.7Hz, 1701.4Hz, 1998.7Hz, 2001.4Hz, 2298.7Hz, 2301.4Hz, 2598.7Hz, and 2601.4Hz; there are 18 low frequencies, ranging from 10.3 to 29Hz, with an interval of 1.1Hz. The specified range is specifically: the carrier frequency signal is not greater than ±0.15Hz and the low frequency signal is not greater than ±0.03Hz.

[0058] After obtaining the carrier frequency and low-frequency coding information, it also includes judging the idle state of the section according to the carrier frequency and low-frequency coding information: if the carrier frequency signal is within ±0.7Hz, the low-frequency signal is within ±0.1Hz, and the default signal amplitude is above 200 mV, the section is judged to be idle, a square wave signal is output, and a +24V DC signal is generated to make the external status relay pick up, indicating that the section state is idle; if it is checked that the signal carrier frequency is outside ±1.3Hz, or the low frequency is outside ±0.5Hz, or the default signal amplitude is below 170mV, the section is judged to be occupied, the square wave signal output is stopped, a 0V DC signal is output, and the external status relay falls, indicating that the section state is occupied.

[0059] (2) generating a frequency-shifted signal according to the carrier frequency and the low-frequency coding information;

[0060] (3) Determining whether the frequency of the frequency-shifted signal is within a specified range;

[0061] (4) When the frequency of the frequency-shifted signal is within the specified range, the power of the frequency-shifted signal is amplified and output, and the voltage and current amplitude of the output signal are checked;

[0062] After amplifying the power of the frequency-shifted signal and outputting it, the frequency of the output signal is also checked: if it is found that the frequency of the output signal exceeds the specified range, or the feedback signal of the voltage of the output signal is greater than the specified voltage + 5%, the output of the square wave signal is stopped; if it is found that the frequency of the output signal and the feedback signal of the voltage of the output signal are both within the specified range, a square wave signal is output, a +24V DC signal is output, the external switching relay is driven to be attracted, and the frequency-shifted signal is output.

[0063] The voltage feedback check of the output signal includes the following two situations: if the output signal is not directly output through the transformer, the voltage feedback signal directly collects the voltage of the output signal through the isolation circuit; if the output signal is output through a transformer with a fixed ratio or an adjustable ratio, a feedback signal loop with a fixed ratio is added to the transformer, and the voltage on the feedback signal loop is collected through the conditioning circuit.

[0064] When the current amplitude of the output signal is less than 450mA, if the feedback signal for back-checking the voltage of the output signal exceeds the specified voltage, the amplitude of the frequency-shifted signal is adjusted to reduce the amplitude of the feedback signal to within the range of ±3% to achieve an output signal below ±5% of the specified maximum voltage, where the feedback signal is the voltage collected when the voltage of the output signal is back-checked, and the specified voltage is 0.5V±3%.

[0065] If the feedback signal exceeds the specified voltage and cannot drop to the specified voltage range within the predetermined time, the device stops outputting, the device is considered to be faulty, and the section is judged to be occupied.

[0066] (5) When the current of the output signal exceeds the threshold, the amplitude of the output signal is reduced.

[0067] like Figure 2 As shown in the figure, the CPU is composed of a "two-out-of-two" safety architecture. The dual CPUs transmit relatively critical input, output and intermediate calculation information through the SPI bus, such as obtaining carrier frequency and low-frequency information, the frequency and voltage amplitude and current amplitude of the output signal feedback, the amplitude of the received signal, the intermediate key status of processing the received signal (such as using the time domain and frequency domain to determine the idle / occupied status of the section respectively) and the overall judgment of the idle / occupied status of the section, etc. The key data of the dual CPUs should be basically consistent, otherwise the equipment will shut down.

[0068] At the beginning, the dual CPU first reads the encoding input mode. The dual CPU obtains the carrier frequency and low-frequency encoding information through the input dynamic reading module or the communication isolation module according to the encoding mode. CPU1 controls the signal generation and feedback detection module to generate a frequency-shifted signal of the corresponding frequency and amplitude according to the obtained carrier frequency (the carrier frequency is divided into 8 types: 1698.7Hz, 1701.4Hz, 1998.7Hz, 2001.4Hz, 2298.7Hz, 2301.4Hz, 2598.7Hz, and 2601.4Hz), low-frequency information (10.3~29Hz, 18 types with an interval of 1.1Hz) and the default signal amplitude, and feeds the frequency of the frequency-shifted signal back to the dual CPU module. The dual CPUs simultaneously check whether the frequency of the frequency-shifted signal is within the specified range (the carrier frequency is not greater than ±0.15 Hz, and the low frequency is not greater than ±0.03 Hz). If both CPUs detect that the frequency of the frequency-shifted signal is within the specified range, the control signal generation and feedback detection modules of the dual CPUs output the AC frequency-shifted signal to the digital power amplifier module. The digital power amplifier module amplifies the power of the frequency-shifted signal and outputs it, and feedback detects the voltage and current amplitude of the output signal. In this embodiment, in the normal adjustment state, the digital power amplifier module outputs a 13 V AC signal. According to the section length, the amplitude of the signal output to the outside through the adjustable power amplifier transformer is 20~140 V AC signal, and the current is 100 mA~450 mA.

[0069] Due to normal adjustment and to meet the requirement of sufficient current provided by the train, the current amplitude of the output signal is not greater than 450mA. Considering the discreteness of each equipment in a certain track circuit transmission link and the system stability, if any CPU detects that the current of the output signal is greater than 500mA, CPU1 controls the signal generation and feedback detection module to reduce the amplitude of the generated signal, thereby reducing the amplitude of the final output signal, thereby achieving the purpose of reducing the output frequency-shift signal current and power.

[0070] The dual CPU checks the amplitude of the output signal in real time. The voltage collection of the output signal adopts different collection methods according to the different signal output methods. If the output signal is not directly output through the transformer (not adopted in the present invention), the voltage feedback signal directly collects the voltage of the output signal through the isolation circuit. If the output signal is output through a transformer with a fixed ratio or an adjustable ratio (in this embodiment, the output is output through a transformer with an adjustable ratio, and the amplitude of the device output signal can be 20V, 30V, 40V, 50V, 60V, 70V, 80V, 100V, 120V, 140V and other different levels. When the output signal current amplitude is less than 450mA, the amplitude of the output signal should be within the range of ±5%, and the output voltage should not exceed +5% of each voltage in any case), then a feedback signal circle with a fixed ratio is added to the transformer (this method can save the cost of adding an isolation circuit for collection and indirectly reflect the change of the output signal), and the dual CPUs collect the voltage signal on the feedback signal circle through their respective conditioning circuits. When the output signal current amplitude is less than 450mA, if it is detected that the conditioned feedback signal exceeds the specified voltage (specified as 0.5V in this embodiment) ±3%, CPU1 adjusts the amplitude of the generated signal through the control signal generation and feedback detection module, and reduces the amplitude of the feedback signal to within the range of ±3%, so that the output signal is below ±5% of the specified maximum voltage (taking into account the difference in output voltage of different coils of the transformer); if any CPU detects at any time that the voltage feedback signal is greater than the specified voltage + 5% and has not dropped for more than 2 seconds, the device stops outputting and shuts down, and it is considered that the device is faulty, and the section is judged to be occupied to ensure system safety.

[0071] If any CPU detects that the frequency of the output signal exceeds the specified range, or the voltage feedback signal of the output signal is greater than the specified voltage + 5%, the CPU stops outputting square wave signals to safety and 1, and the corresponding safety and 1 outputs 0V DC, the switching relay falls, and the external switching relay cuts off the external output of the device's frequency-shifting signal. If the dual CPU inspection signal frequency and the amplitude of the output signal voltage feedback signal are both within the specified range, the dual CPU outputs square wave signals, drives the safety and output +24V DC signals, drives the external switching relay to pick up, and outputs the device's frequency-shifting signal.

[0072] The dual CPUs receive the frequency-shifted signal (signal 1) output by the device to the rail and returned from the rail receiving end through independent signal input modules. The signal is conditioned by independent signal input modules and converted into a digital signal and sent to the dual CPUs for amplitude calculation. When any CPU detects that the signal amplitude exceeds 150% of the minimum adjustment voltage (240mV), CPU1 reduces the amplitude of the output signal through the control signal generation and feedback detection module, so that the signal amplitude returned by the rail is not greater than 1.5 times (360mV) of the minimum adjustment voltage, thereby achieving the purpose of reducing system power consumption.

[0073] The dual CPUs simultaneously determine whether the section is idle or occupied based on the frequency and amplitude of the signal. If the signal carrier frequency is within ±0.7Hz, the low frequency is within ±0.1Hz, and the amplitude is above 200 mV, the section is determined to be idle, and the dual CPUs simultaneously output square wave signals to drive safety and 2 to generate +24V DC signals, so that the external status relay is attracted, indicating that the section status is idle; if any of the dual CPUs detects that the signal carrier frequency is outside ±1.3Hz, or the low frequency is outside ±0.5Hz, or the signal amplitude is below 170 mV, the section is determined to be occupied, the CPU stops outputting square wave signals, safety and 2 output 0V DC signals, and the external status relay falls, indicating that the section status is idle.

[0074] like Figure 3 As shown, the dynamic input reading module completes the reading of the input relay condition signal and is connected to the dual CPU module. To ensure the correct reading of the signal, dynamic reading is adopted. The input relay conditions include 1 set of carrier frequencies (8 channels) and 1 set of low-frequency conditions (18 channels each). The 8-channel carrier frequency input represents 8 carrier frequencies of the signal, and only 1 channel can input +24V condition; the 18-channel low-frequency input represents 18 carrier frequencies of the signal, and only 1 channel can input +24V condition.

[0075] Considering the "fail-safe" principle, the circuit is equipped with a reading optocoupler and a control optocoupler. A square wave signal is sent from point B. When the +24V coding condition power supply is present, a square wave signal with the same phase as point B can be obtained from the "reading optocoupler" light receiver point A and sent to the processor to realize the reading of coding conditions.

[0076] The settings of "control optocoupler" and "read optocoupler" realize dynamic inspection of circuit component faults. When the circuit is normal: when the encoding condition is "1", the read point should collect signals that change from "0" to "1"; when the encoding condition is "0", the read point should collect signals that are continuously "1". When a short circuit / open circuit fault occurs in the read optocoupler, regardless of the encoding conditions, the signal obtained by the read point is a continuous "1" and "0" signal. When it is continuously "0", the software can detect the abnormality and make corresponding processing.

[0077] like Figure 4As shown, the signal generation and checkback module is connected to the dual CPU module. The signal generation and checkback module is completed by FPGA. The CPU converts the acquired carrier frequency, low frequency and amplitude information into digital signals and sends them to FPGA. FPGA generates digital frequency-shifted signals of corresponding frequency and amplitude through crystal oscillator 1, and controls the period of the digital frequency-shifted signal through the signal period detection module controlled by crystal oscillator 2. If the signal period frequency is correct, the dual CPU converts the digital frequency-shifted signal into a control signal through the control gate and outputs it to ADC. The ADC converts the control signal into a positive frequency-shifted AC signal and outputs it to the next stage. This module uses two crystal oscillators, one for generating frequency-shifted signals and the other for checking signal frequency to ensure that signal frequency errors can be discovered in time.

[0078] like Figure 5 As shown, the AC frequency-shift signal is converted into an SPWM control signal after isolation and amplified, and the high-frequency components are filtered out to restore the original AC frequency-shift signal. Finally, the voltage is output through the transformer with different ratios, and the amplitude of the output signal is indirectly fed back to the dual CPU through the feedback loop. At the same time, a current sensor is connected in series on the output line to send the current conversion result to the dual CPU.

[0079] like Figure 6 As shown, the present invention also proposes a system for reducing the power consumption of a track circuit, the system comprising an acquisition module, a signal generation module, a first judgment module, a backcheck module and a processing module.

[0080] The acquisition module is used to acquire carrier frequency and low frequency coding information.

[0081] The signal generating module is used to generate a frequency shift signal according to the carrier frequency and the low frequency coding information.

[0082] The first determination module is used to determine whether the frequency of the frequency-shifted signal is within a specified range.

[0083] The feedback module is used to amplify the power of the frequency-shifted signal and output it when the frequency of the frequency-shifted signal is within a specified range, and to feedback-check the voltage and current amplitude of the output signal; the feedback module is used to feedback-check the voltage and current amplitude of the output signal, including the following two situations: if the output signal is not directly output through the transformer, the voltage feedback signal directly collects the voltage of the output signal through the isolation circuit; if the output signal is output through a transformer with a fixed transformation ratio or an adjustable transformation ratio, a feedback signal loop with a fixed transformation ratio is added to the transformer, and the voltage on the feedback signal loop is collected through the conditioning circuit.

[0084] The processing module is used for reducing the amplitude of the output signal when the current of the output signal exceeds a threshold value.

[0085] The system also includes a reading module, which is used to read the coding input mode.

[0086] The system also includes a second judgment module, which is used to judge the idle state of the section according to the carrier frequency and low-frequency coding information; if the carrier frequency signal is within ±0.7Hz, the low-frequency signal is within ±0.1Hz, and the default signal amplitude is above 200 mV, the section is judged to be idle, a square wave signal is output, and a +24V DC signal is generated to make the external status relay pick up, indicating that the section state is idle; if it is checked that the signal carrier frequency is outside ±1.3Hz, or the low frequency is outside ±0.5Hz, or the default signal amplitude is below 170mV, the section is judged to be occupied, the square wave signal output is stopped, a 0V DC signal is output, and the external status relay falls, indicating that the section state is occupied.

[0087] The system also includes a checking module, which is used to check the frequency of the output signal; if it is checked that the frequency of the output signal exceeds the specified range, or the feedback signal of the voltage of the output signal is greater than the specified voltage + 5%, the output of the square wave signal is stopped; if it is checked that the frequency of the output signal and the feedback signal of the voltage of the output signal are both within the specified range, the square wave signal is output, the +24V DC signal is output, the external switching relay is driven to be attracted, and the frequency shift signal is output.

[0088] Those skilled in the art should understand that although the present invention has been described in detail with reference to the aforementioned embodiments, it is still possible to modify the technical solutions described in the aforementioned embodiments, or to make equivalent replacements for some of the technical features therein; and these modifications or replacements do not cause the essence of the corresponding technical solutions to deviate from the spirit and scope of the technical solutions of the embodiments of the present invention.

Claims

1. A method for reducing power consumption of a track circuit, characterized in that: The method comprises: Get carrier frequency and low frequency coding information; generating a frequency-shifted signal according to the carrier frequency and the low-frequency coding information; Determining whether the frequency of the frequency-shifted signal is within a specified range; When the frequency of the frequency-shifted signal is within the specified range, the frequency-shifted signal is amplified and used as the output signal of the track circuit, and the frequency, voltage and current amplitude of the output signal are checked back; Control the output of the frequency-shifted signal according to the frequency and / or voltage of the output signal; reduce the amplitude of the output signal when the current of the output signal exceeds a threshold; When the current amplitude of the output signal is less than 450mA, if the feedback signal for back-checking the voltage of the output signal exceeds the specified voltage range of ±3%, the amplitude of the frequency-shifted signal is adjusted to reduce the amplitude of the feedback signal to within the range of ±3% to achieve an output signal within ±5% of the specified maximum voltage, where the feedback signal is the voltage collected when the voltage of the output signal is back-checked, and the specified voltage is 0.5V.

2. A method for reducing track circuit power consumption according to claim 1, characterized in that: Before obtaining the carrier frequency and low frequency coding information, the method further includes: reading in the coding input mode.

3. A method for reducing track circuit power consumption according to claim 1, characterized in that: The carrier frequency and low frequency coding information includes a carrier frequency signal, a low frequency signal and a default signal amplitude; Among them, there are 8 carrier frequency signals, namely 1698.7Hz, 1701.4Hz, 1998.7Hz, 2001.4Hz, 2298.7Hz, 2301.4Hz, 2598.7Hz, and 2601.4Hz; There are 18 kinds of low-frequency signals, ranging from 10.3 to 29 Hz, with an interval of 1.1 Hz.

4. A method for reducing track circuit power consumption according to claim 3, characterized in that: The specified range is specifically: the carrier frequency signal is not greater than ±0.15 Hz and the low frequency signal is not greater than ±0.03 Hz.

5. A method for reducing track circuit power consumption according to claim 1, characterized in that: The voltage check of the output signal includes the following two situations: If the output signal is not directly output through a transformer, the voltage of the output signal is directly collected through an isolation circuit; If the output signal is output through a transformer with a fixed ratio or an adjustable ratio, a feedback signal loop with a fixed ratio is added to the transformer, and the voltage on the feedback signal loop is collected through a conditioning circuit.

6. A method for reducing power consumption of a track circuit according to claim 1, characterized in that: If the feedback signal exceeds the specified voltage and cannot drop to the specified voltage range within the predetermined time, the device stops outputting, the device is considered to be faulty, and the section is judged to be occupied.

7. A method for reducing track circuit power consumption according to claim 1, characterized in that: After the power of the frequency-shifted signal is amplified and output, the frequency of the output signal is also checked: If it is detected that the frequency of the output signal exceeds the specified range, or the feedback signal of the output signal voltage is greater than the specified voltage + 5%, the output of the square wave signal will be stopped; If it is checked that the frequency of the output signal and the feedback signal of the output signal voltage are within the specified range, a square wave signal is output, a +24V DC signal is output, the external switching relay is driven to pick up, and a frequency shift signal is output.

8. A method for reducing track circuit power consumption according to claim 2, characterized in that: After obtaining the carrier frequency and low frequency coding information, it also includes judging the idle state of the segment according to the carrier frequency and low frequency coding information: If the carrier frequency signal is within ±0.7Hz, the low frequency signal is within ±0.1Hz, and the default signal amplitude is above 200 mV, the segment is determined to be idle, a square wave signal is output, and a +24V DC signal is generated to energize the external status relay, indicating that the segment status is idle; If it is detected that the signal carrier frequency is outside ±1.3Hz, or the low frequency is outside ±0.5Hz, or the default signal amplitude is below 170mV, the section is determined to be occupied, the output of the square wave signal stops, the output of the 0V DC signal, and the external status relay falls, indicating that the section status is occupied.

9. A system for reducing power consumption of track circuits, controlled by the method described in any one of claims 1 to 8, characterized in that: The system comprises an acquisition module, a signal generation module, a first judgment module, a backcheck module and a processing module; The acquisition module is used to acquire carrier frequency and low frequency coding information; The signal generating module is used to generate a frequency shift signal according to the carrier frequency and the low frequency coding information; The first judging module is used to judge whether the frequency of the frequency-shifted signal is within a specified range; The checkback module is used to amplify the power of the frequency-shifted signal and output it when the frequency of the frequency-shifted signal is within a specified range, and to check the voltage and current amplitude of the output signal; The processing module is used for reducing the amplitude of the output signal when the current of the output signal exceeds a threshold value.

10. A system for reducing power consumption of track circuits according to claim 9, characterized in that: The system also includes a reading module, which is used to read the coding input mode.

11. A system for reducing power consumption of track circuits according to claim 9, characterized in that: The backcheck module is used to backcheck the voltage and current amplitude of the output signal, including the following two situations: If the output signal is not directly output through a transformer, the voltage feedback signal directly collects the voltage of the output signal through an isolation circuit; If the output signal is output through a transformer with a fixed ratio or an adjustable ratio, a feedback signal loop with a fixed ratio is added to the transformer, and the voltage on the feedback signal loop is collected through a conditioning circuit.

12. A system for reducing power consumption of track circuits according to claim 9, characterized in that: The system further comprises a second determination module, the second determination module being used to determine the idle state of the segment according to the carrier frequency and the low frequency coding information; If the carrier frequency signal is within ±0.7Hz, the low frequency signal is within ±0.1Hz, and the default signal amplitude is above 200 mV, the segment is determined to be idle, a square wave signal is output, and a +24V DC signal is generated to energize the external status relay, indicating that the segment status is idle; If it is detected that the signal carrier frequency is outside ±1.3Hz, or the low frequency is outside ±0.5Hz, or the default signal amplitude is below 170mV, the section is determined to be occupied, the output of the square wave signal stops, the output of the 0V DC signal, and the external status relay falls, indicating that the section status is occupied.

13. The system for reducing power consumption of track circuits according to claim 9, characterized in that: The system further comprises a checking module, wherein the checking module is used to check the frequency of the output signal; If it is detected that the frequency of the output signal exceeds the specified range, or the feedback signal of the output signal voltage is greater than the specified voltage + 5%, the output of the square wave signal will be stopped; If it is checked that the frequency of the output signal and the feedback signal of the output signal voltage are within the specified range, a square wave signal is output, a +24V DC signal is output, the external switching relay is driven to pick up, and a frequency shift signal is output.

Citation Information

Patent Citations

  • ZPW-2000A track circuit system

    CN102310870A

  • Power amplifier, transmitter and wireless measurement while drilling system

    CN203219249U