Display panel and display device
By setting a first barrier structure in the peripheral area of the full-screen OLED display panel, the problem of film layer stacking is solved, improving the yield and display effect of the display panel.
Patent Information
- Application Number
- CN202280001607.4
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2022-05-31
- Publication Date
- 2026-01-30
- Estimated Expiration
- 2042-05-31
AI Technical Summary
In full-screen OLED display devices, the film layers at the intersections of the four sides are prone to stacking, causing wrinkles or delamination of the film layers in the display panel, which reduces the display effect and yield.
A first barrier structure is set in the peripheral area of the display panel, including a first part and a second part. The first part is located in the side peripheral area, and the second part is located in the corner peripheral area. The size of the first part is larger than that of the second part, and they are connected to form a continuous structure around the display area to reduce the probability of film layer stacking.
It effectively reduces the probability of film layer stacking in the corner area, improves the yield and display effect of the display panel, and reduces the risk of cracks extending to the display area.
Smart Images

Figure CN117501834B_ABST
Abstract
Description
Technical Field
[0001] This disclosure relates to the field of display technology, and more particularly to a display panel and display device. Background Technology
[0002] Currently, Organic Light-Emitting Diode (OLED) displays are widely used due to their self-emissive nature, fast response, wide viewing angle, and ability to be fabricated on flexible substrates. Among them, full-screen OLED displays, with their high screen-to-body ratio, offer users a superior viewing experience and attract a large number of users. Summary of the Invention
[0003] On one hand, a display panel is provided, having a display area and a peripheral area surrounding the display area. The peripheral area includes a plurality of side peripheral areas and a plurality of corner peripheral areas, with a corner peripheral area connecting two adjacent side peripheral areas. The display panel includes a first retaining wall structure. The first retaining wall structure is disposed in the peripheral area and at least partially surrounds the display area. The first retaining wall structure is configured to prevent cracks in the peripheral area from extending to the display area. The first retaining wall structure includes a first portion and a second portion. The first portion is located in the side peripheral area and includes M first retaining walls extending along the side peripheral area, where M ≥ 2. The second portion is located in the corner peripheral area and includes N second retaining walls extending along the corner peripheral area, where N ≥ 1. Wherein, M > N. A first dimension of the first portion is larger than a second dimension of the second portion, where the first dimension is the dimension of the first portion perpendicular to its own extension direction, and the second dimension is the dimension of the second portion perpendicular to its own extension direction.
[0004] In some embodiments, at least one of the N second retaining walls is connected to at least two of the M first retaining walls.
[0005] In some embodiments, the second portion includes at least two second retaining walls. Along the direction away from the display area, the outermost first retaining wall is connected to the outermost second retaining wall, and the remaining M-1 first retaining walls and the remaining N-1 second retaining walls are connected.
[0006] In some embodiments, M=5, N=2; along the direction away from the display area, the outermost first barrier wall is connected to the outermost second barrier wall, and the remaining 4 first barriers wall and the remaining 1 second barrier wall are connected.
[0007] In some embodiments, M first retaining walls are arranged at equal intervals; and / or, N ≥ 2, N second retaining walls are arranged at equal intervals; and / or, the widths of the M first retaining walls are substantially equal; and / or, N ≥ 2, the widths of the N second retaining walls are substantially equal.
[0008] In some embodiments, the widths of the M first retaining walls are substantially equal, and the widths of the first retaining walls and the second retaining walls are substantially equal; and / or, the M first retaining walls are arranged at equal intervals, N≥2, the N second retaining walls are arranged at equal intervals, and the distance between two adjacent first retaining walls and the distance between two adjacent second retaining walls are substantially equal.
[0009] In some embodiments, the peripheral area further includes multiple transition peripheral areas. Adjacent side peripheral areas and corner peripheral areas are connected by a transition peripheral area; the connection between the transition peripheral area and the corner peripheral area forms a concave shape, which is recessed towards the display area.
[0010] In some embodiments, the width of the transition perimeter gradually decreases from the end where the transition perimeter connects to the side perimeter to the end where the transition perimeter connects to the corner perimeter. At least one of the N second retaining walls is connected to at least two of the M first retaining walls, and the connection point between the first and second retaining walls is located in the transition perimeter.
[0011] In some embodiments, the display panel further includes a substrate and a first insulating stack. The first insulating stack is disposed on the substrate. A plurality of grooves are provided on the side of the first insulating stack away from the substrate, the plurality of grooves being located in the peripheral area and at least partially surrounding the display area. The plurality of grooves are sequentially spaced apart along a direction away from the display area. The portion of the first insulating stack located between two adjacent grooves forms a first barrier and a second barrier.
[0012] In some embodiments, the first insulating stack includes a buffer layer, a first gate insulating layer, a second gate insulating layer, an interlayer dielectric layer, and a passivation layer sequentially disposed along a direction perpendicular to and away from the substrate. The groove penetrates at least one of the buffer layer, the first gate insulating layer, the second gate insulating layer, the interlayer dielectric layer, and the passivation layer that is relatively away from the substrate.
[0013] In some embodiments, the display panel further includes a filling portion. The filling portion fills the plurality of recesses and covers the first retaining wall and the second retaining wall.
[0014] In some embodiments, the display panel further includes a planarization layer. The planarization layer is disposed on the side of the first insulating stack away from the substrate. The filler portion is made of the same material as the planarization layer and is disposed in the same layer.
[0015] In some embodiments, the display panel further includes an encapsulation layer. The encapsulation layer includes a first inorganic encapsulation layer, an organic encapsulation layer, and a second inorganic encapsulation layer disposed sequentially along a direction perpendicular to the substrate and away from the substrate; the first inorganic encapsulation layer and the second inorganic encapsulation layer cover the first barrier structure, and there is a gap between the orthographic projection of the organic encapsulation layer on the substrate and the orthographic projection of the first barrier structure on the substrate.
[0016] In some embodiments, the display panel further includes a second barrier structure. The second barrier structure is disposed between the first barrier structure and the display area, and surrounds the display area. The second barrier structure is configured to prevent material spillage within the display area. In the second barrier structure, a third dimension of the portion located in the side perimeter area is larger than a fourth dimension of the portion located in the corner perimeter area. The third dimension is the dimension of the portion of the second barrier structure located in the side perimeter area perpendicular to its own extending direction, and the fourth dimension is the dimension of the portion of the second barrier structure located in the corner perimeter area perpendicular to its own extending direction.
[0017] In some embodiments, the second retaining wall structure includes at least one third retaining wall, which is disposed around the display area. When the second retaining wall structure includes one third retaining wall, the width of the portion of the third retaining wall located in the side perimeter area is greater than the width of the portion of the third retaining wall located in the corner perimeter area.
[0018] When the second retaining wall structure includes at least two of the third retaining walls, the at least two third retaining walls are sequentially spaced apart along a direction away from the display area. In the side perimeter area, the spacing between two adjacent third retaining walls is a first spacing; in the corner perimeter area, the spacing between two adjacent third retaining walls is a second spacing; the first spacing is greater than the second spacing; and / or, the width of the portion of the third retaining wall located in the side perimeter area is greater than the width of the portion of the third retaining wall located in the corner perimeter area.
[0019] On the other hand, another display panel is provided, having a display area and a peripheral area surrounding the display area, the peripheral area including a plurality of side peripheral areas and a plurality of corner peripheral areas, with a corner peripheral area connecting two adjacent side peripheral areas. The display panel includes a second barrier structure. The second barrier structure surrounds the display area; the second barrier structure is configured to prevent material spillage within the display area. In the second barrier structure, a third dimension of the portion located in the side peripheral area is larger than a fourth dimension of the portion located in the corner peripheral area. Wherein, the third dimension is the dimension of the portion of the second barrier structure located in the side peripheral area in a direction perpendicular to its own extension, and the fourth dimension is the dimension of the portion of the second barrier structure located in the corner peripheral area in a direction perpendicular to its own extension.
[0020] In some embodiments, the second retaining wall structure includes at least one third retaining wall, which is disposed around the display area. When the second retaining wall structure includes one third retaining wall, the width of the portion of the third retaining wall located in the side perimeter area is greater than the width of the portion of the third retaining wall located in the corner perimeter area.
[0021] When the second retaining wall structure includes at least two of the third retaining walls, the at least two third retaining walls are arranged sequentially at intervals along a direction away from the display area; in the side perimeter area, the distance between two adjacent third retaining walls is a first distance, and in the corner perimeter area, the distance between two adjacent third retaining walls is a second distance, the first distance being greater than the second distance; and / or, the width of the portion of the third retaining wall located in the side perimeter area is greater than the width of the portion of the third retaining wall located in the corner perimeter area.
[0022] In some embodiments, the third retaining wall includes a first retaining wall segment, a second retaining wall segment, and a third retaining wall segment. The first retaining wall segment extends along the side perimeter area. The second retaining wall segment extends along the corner perimeter area. The third retaining wall segment connects the first retaining wall segment and the second retaining wall segment; from the end where the third retaining wall segment connects to the first retaining wall segment to the end where it connects to the second retaining wall segment, the width of the third retaining wall segment gradually decreases.
[0023] In some embodiments, the display panel further includes a substrate and a planarization layer and a pixel defining layer sequentially stacked on the substrate. The third barrier includes a first pad layer and a second pad layer disposed in a direction perpendicular to the substrate; the first pad layer is located on the planarization layer, and the second pad layer is located on the pixel defining layer.
[0024] In some embodiments, the display panel includes multiple planarization layers. The third barrier includes a first support portion and a second support portion. The first support portion includes a plurality of first pad layers; in any two adjacent first pad layers, the orthographic projection of the first pad layer relatively closer to the substrate on the substrate is located within the range of the orthographic projection of the first pad layer relatively farther from the substrate on the substrate. The second support portion is disposed on the side of the first support portion away from the substrate, and includes at least one first pad layer and one second pad layer; the orthographic projection of the first pad layer adjacent to the second pad layer on the substrate is located within the range of the orthographic projection of the second pad layer on the substrate.
[0025] In some embodiments, the orthographic projection of the second support portion onto the substrate is located within the range of the orthographic projection of the first support portion onto the substrate.
[0026] In some embodiments, the second barrier structure includes two third barriers, the two third barriers share the first support portion, and the orthographic projections of the second support portions of the two third barriers on the substrate are all within the range of the orthographic projection of the first support portion on the substrate.
[0027] In some embodiments, the second barrier structure includes two third barriers, wherein the number of first pads included in the third barrier relatively far from the display area is greater than the number of first pads included in the third barrier relatively close to the display area.
[0028] In some embodiments, the display area includes a transparent display area and a main display area at least partially surrounding the transparent display area. The display panel includes a first sub-pixel and at least one transparent conductive layer. The first sub-pixel is disposed in the transparent display area. The at least one transparent conductive layer includes transparent signal lines located in the transparent display area, the transparent signal lines being electrically connected to the first sub-pixel; the transparent conductive layer is disposed between two adjacent planarization layers.
[0029] In some embodiments, the height of the portion of the third retaining wall located in the corner perimeter area is less than the height of the portion of the third retaining wall located in the side perimeter area.
[0030] In some embodiments, the display panel further includes a spacer layer. The spacer layer is disposed on the side of the pixel defining layer away from the substrate. In the side peripheral region, the third barrier further includes a third spacer layer disposed on the side of the second spacer layer away from the substrate, the third spacer layer being located within the spacer layer.
[0031] In another aspect, a display device is provided, including a display panel as described in some of the above embodiments. Attached Figure Description
[0032] To more clearly illustrate the technical solutions in this disclosure, the accompanying drawings used in some embodiments of this disclosure will be briefly described below. Obviously, the drawings described below are only drawings of some embodiments of this disclosure, and those skilled in the art can obtain other drawings based on these drawings. In addition, the drawings described below can be regarded as schematic diagrams and are not intended to limit the actual size of the product, the actual flow of the method, the actual timing of the signals, etc. involved in the embodiments of this disclosure.
[0033] Figure 1 This is a structural diagram of a display device provided according to some embodiments;
[0034] Figure 2 This is a structural diagram of a display panel according to some embodiments;
[0035] Figure 3 This is a partial structural diagram of the first retaining wall structure of a display panel according to some embodiments;
[0036] Figure 4 This is a partial structural diagram of a first retaining wall structure provided according to some embodiments;
[0037] Figure 5 This is a partial structural diagram of a display panel according to some embodiments;
[0038] Figure 6A This is a partial structural diagram of a first retaining wall structure and a second retaining wall structure provided according to some embodiments;
[0039] Figure 6B for Figure 6A A magnified view of the structure at point R in the middle;
[0040] Figure 7 This is a partial structural diagram of a second retaining wall structure provided according to some embodiments;
[0041] Figure 8 For along Figure 2 A sectional view with section line C1-C1;
[0042] Figure 9 For along Figure 2 Another sectional view of the middle section line C1-C1;
[0043] Figure 10 For along Figure 2 A sectional view along section line C2-C2;
[0044] Figure 11A For along Figure 2Another sectional view with section line C1-C1;
[0045] Figure 11B For along Figure 2 Another sectional view with section line C1-C1;
[0046] Figure 12 This is another structural diagram of a display panel provided according to some embodiments;
[0047] Figure 13 For along Figure 2 Another sectional view with section line C1-C1;
[0048] Figure 14 For along Figure 2 Another sectional view of the middle section line C2-C2;
[0049] Figure 15 for Figure 13 A magnified view of the structure at point G1 of the provided display panel;
[0050] Figure 16 for Figure 14 A magnified view of the structure at point G2 of the provided display panel. Detailed Implementation
[0051] The technical solutions in some embodiments of this disclosure will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only some embodiments of this disclosure, and not all embodiments. All other embodiments obtained by those skilled in the art based on the embodiments provided in this disclosure are within the scope of protection of this disclosure.
[0052] Unless the context otherwise requires, throughout the specification and claims, the term "comprise" and its other forms, such as the third-person singular "comprises" and the present participle "comprising," are interpreted as open-ended and encompassing, meaning "including, but not limited to." In the description of the specification, terms such as "one embodiment," "some embodiments," "exemplary embodiments," "example," "specific example," or "some examples," etc., are intended to indicate that a particular feature, structure, material, or characteristic associated with that embodiment or example is included in at least one embodiment or example of this disclosure. The illustrative representations of the above terms do not necessarily refer to the same embodiment or example. Furthermore, the specific features, structures, materials, or characteristics mentioned may be included in any suitable manner in any one or more embodiments or examples.
[0053] Hereinafter, the terms "first" and "second" are used for descriptive purposes only and should not be construed as indicating or implying relative importance or implicitly specifying the number of indicated technical features. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of embodiments of this disclosure, unless otherwise stated, "a plurality of" means two or more.
[0054] "A and / or B" includes the following three combinations: A only, B only, and a combination of A and B.
[0055] The use of “applies to” or “configured to” in this article implies an open and inclusive language that does not preclude applicability to or configuration to devices that perform additional tasks or steps.
[0056] In addition, the use of “based on” implies openness and inclusivity, because processes, steps, calculations or other actions “based on” one or more of the stated conditions or values may in practice be based on additional conditions or values beyond those stated.
[0057] As used herein, “basic” includes the values stated and the average value within an acceptable range of deviation for a particular value, wherein the acceptable range of deviation is determined by a person skilled in the art taking into account the measurement under discussion and the error associated with the measurement of the particular quantity (i.e., the limitations of the measurement system).
[0058] As used herein, "perpendicular" and "equal" include the described situation and situations that are similar to the described situation, within an acceptable deviation range, which is determined by those skilled in the art taking into account the measurement under discussion and the error associated with the measurement of a particular quantity (i.e., the limitations of the measurement system). For example, "perpendicular" includes absolute perpendicularity and approximate perpendicularity, where the acceptable deviation range for approximate perpendicularity could be, for example, a deviation within 5°. "Equal" includes absolute equality and approximate equality, where the acceptable deviation range for substantially equal equality could be, for example, a difference between the two equalities less than or equal to 5% of either one.
[0059] It should be understood that when a layer or element is referred to as being on another layer or substrate, it can mean that the layer or element is directly on the other layer or substrate, or that there is an intermediate layer between the layer or element and the other layer or substrate.
[0060] This document describes exemplary embodiments with reference to cross-sectional views and / or plan views, which are idealized exemplary drawings. In the drawings, the thickness of layers and regions is enlarged for clarity. Therefore, variations in shape relative to the drawings are contemplated due to, for example, manufacturing techniques and / or tolerances. Thus, exemplary embodiments should not be construed as limited to the shapes of the regions shown herein, but rather include shape deviations due to, for example, manufacturing processes. For example, etched regions shown as rectangular would typically have curved features. Therefore, the regions shown in the drawings are schematic in nature, and their shapes are not intended to show the actual shapes of the regions of the device, nor are they intended to limit the scope of the exemplary embodiments.
[0061] It should be noted that, unless otherwise specified, the embodiments and features described in this disclosure can be combined with each other. This disclosure will now be described in detail with reference to the accompanying drawings and embodiments.
[0062] Some embodiments of this application provide a display device. The display device can be any device with display functionality, such as a tablet computer, monitor, mobile phone, or personal digital assistant (PDA). For example, ... Figure 1 As shown, some embodiments of this application provide a display device 1000 that is a full-screen smartphone.
[0063] This application does not impose any special limitations on the specific type of the display device 1000. Exemplarily, the display device 1000 may also be an organic light-emitting diode (OLED) display device, a quantum dot light-emitting diode (QLED) display device, or an active-matrix organic light-emitting diode (AMOLED) display device. The following embodiments use an AMOLED display device as an example for detailed description.
[0064] With the rapid promotion and widespread application of AMOLED display devices, full-screen AMOLED display devices, due to their high screen-to-body ratio, offer users a superior viewing experience, attracting a large number of consumers. A full-screen AMOLED display device includes an AMOLED display panel and a back cover. The embodiments disclosed herein use an AMOLED display panel 1100 as an example to illustrate this disclosure.
[0065] Typically, the display panel is approximately rectangular in shape, with its top and bottom sides not bent, but only its left and right sides bent at a large angle to connect with the edge of the back cover, forming what is commonly known as a waterfall screen, thus increasing the image display area.
[0066] It is understandable that "top and bottom" and "left and right" here refer to the bending of two opposite sides of the display panel during image display, while the other two opposite sides remain unbent. Alternatively, it could mean that the left and right sides of the display panel are not bent, but only the top and bottom sides are bent at a large angle.
[0067] For another example, the display panel is approximately rectangular in shape, with its four sides bent at large angles to connect with the edge of the back cover, further increasing the image display area and improving the screen-to-body ratio. In this case, with the four sides of the display panel bent at large angles, an under-display camera can be used, without affecting the image display effect or the area of the image displayed, thus improving the user experience.
[0068] However, when the four sides of the display panel are bent at large angles, the film layers at the intersections (corners) of the four sides stack up. The thickness of the stacked film layers at the corners is 2 to 3 times greater than that at the non-intersections. As a result, the film layers at the corners wrinkle due to stacking, which can easily lead to wrinkles or delamination in the areas displaying the image, reducing the yield of the display panel and resulting in poor display performance.
[0069] To solve the above problems, such as Figure 2 As shown, this embodiment of the disclosure provides a display panel 1100. The display panel 1100 includes a display area AA (Active Area, abbreviated as AA area; also referred to as effective display area) and a peripheral area BB surrounding the display area AA.
[0070] This disclosure improves the structure of the peripheral region BB to reduce the probability of film layer stacking at the intersections (corners) of the four sides. For example... Figure 2 As shown, the peripheral area BB includes multiple side peripheral areas BB1 and multiple corner peripheral areas BB2, and a corner peripheral area BB2 connects two adjacent side peripheral areas BB1.
[0071] In some examples, please refer to [link / reference]. Figure 2 The peripheral area BB also includes multiple transition peripheral areas BB3. Adjacent side peripheral areas BB1 and corner peripheral areas BB2 are connected by a transition peripheral area BB3. The connection between the transition peripheral area BB3 and the corner peripheral area BB2 forms a concave shape, which curves inward toward the display area AA. Thus, during the bending process of the peripheral area BB, the concave shape helps reduce the overlap thickness of the side peripheral areas BB1 and the corner peripheral areas BB2 on the non-display side, facilitating the bending of the peripheral area BB.
[0072] For example, such as Figure 2 As shown, the width of the transition peripheral area BB3 gradually decreases from the end where it connects to the side peripheral area BB1 to the end where it connects to the corner peripheral area BB2. This ensures that the corner peripheral area BB2 is narrower while still allowing space for various functional components to be placed in the side peripheral area BB1. When the four sides of the display panel 1100 are bent at large angles, the probability of film layer stacking in the corner peripheral area BB2 is lower, reducing the likelihood of wrinkles or delamination in the display area film layer and thus improving the yield rate of the display panel.
[0073] In some embodiments, such as Figure 2 and Figure 3 As shown, the peripheral area BB includes a first retaining wall structure 100. The first retaining wall structure 100 is disposed in the peripheral area BB and at least partially surrounds the display area AA.
[0074] It is understood that the first barrier structure 100 being located in the peripheral area BB and at least partially surrounding the display area A means that, based on a side peripheral area BB1 of the display panel 1100 being configured to house electronic components electrically connected to the drive circuit board SPCB, the first barrier structure 100 is not provided in this side peripheral area BB1 to leave sufficient space. Thus, the first barrier structure 100 extends from the left side peripheral area of the display panel 1100, through the upper side peripheral area, to the right side peripheral area, forming a structure that surrounds the display area AA on three sides. Specifically, the first barrier structure 100 is provided in the four corner peripheral areas BB2 of the display panel 1100, and the first barrier structure 100 at each of the four corner peripheral areas BB2 is identical.
[0075] The first barrier structure 100 is configured to prevent cracks in the peripheral area BB from extending to the display area AA. Typically, during the cutting process of the display panel 1100, cracks may occur due to the thinness of the display panel 1100. The structure and material of the first barrier structure 100 help to prevent crack propagation.
[0076] In some examples, such as Figure 3 As shown, the first retaining wall structure 100 includes a first part 101 and a second part 102. The first dimension L1 of the first part 101 is larger than the second dimension L2 of the second part 102. The first dimension L1 is the dimension of the first part 201 in the direction perpendicular to its own extension. The second dimension L2 is the dimension of the second part 202 in the direction perpendicular to its own extension.
[0077] Among them, such as Figure 4 As shown, the first portion 101 is located in the side perimeter area BB1, and the first portion 101 includes a first retaining wall 110; and the second portion 102 is located in the corner perimeter area BB2, and the second portion 102 includes a second retaining wall 120. Figure 4 As shown, the first part 101 includes M first retaining walls 110 extending along the side perimeter area BB1, M≥2; the corner perimeter area BB2 includes N second retaining walls 120 extending along the corner perimeter area BB2, N≥1; where M>N.
[0078] The number of first retaining walls 110 in the first part 101 is greater than the number of second retaining walls 120 in the second part 102, and the first dimension L1 of the first part 101 is greater than the second dimension L2 of the second part 102. Thus, the total width of the corner peripheral area BB2 of the display panel 1100, after being cut at equal intervals along the side of the first retaining wall structure 100 away from the display area AA, is less than the total width of the side peripheral area BB1. Therefore, when the peripheral area BB of the display panel 1100 is bent, the probability of wrinkles occurring in the corner peripheral area BB2 bending to the non-display side of the display panel 1100 is lower, and the thickness of the stacked film layer in the bent portion of the corner peripheral area BB2 is smaller, which can reduce the probability of poor display effect caused by wrinkles in the corner peripheral area BB2 of the display panel 1100 due to bending.
[0079] In some embodiments, such as Figure 4 As shown, at least one of the N second retaining walls 120 is connected to at least two of the M first retaining walls 110.
[0080] Thus, when M > N, a portion of the second retaining wall 120 located in the corner perimeter area BB2 and a portion of the first retaining wall 110 in the side perimeter area BB1 can be connected to form at least one continuous structure surrounding three sides of the display area AA. This first retaining wall structure 100 can protect the display area AA from multiple directions surrounding it. Furthermore, when N first retaining walls 110 are connected to N second retaining walls 120, at least one of the remaining MN first retaining walls 110 is reconnected to a second retaining wall 120, increasing the rigidity of the first retaining wall structure 100 and further reducing the probability of cracks on the side of the first retaining wall structure 100 away from the display area AA extending to the display area AA.
[0081] In some examples, such as Figure 4 As shown, the second part 102 includes at least two second retaining walls 120. Along the direction away from the display area AA, the outermost first retaining wall 110 is connected to the outermost second retaining wall 120, and the remaining M-1 first retaining walls 110 and the remaining N-1 second retaining walls 120 are connected; where M>N.
[0082] For example, when the second part 102 includes at least two second retaining walls 120, both of these second retaining walls 120 form two continuous structures around the three sides of the display area AA together with the first retaining wall 110. This helps to reduce the probability that cracks on the side of the corner perimeter area BB2 away from the display area AA will extend to the display area AA during the formation of the corner perimeter area BB2.
[0083] In some embodiments, such as Figure 4As shown, M=5, N=2. Along the direction away from the display area AA, the outermost first barrier wall 110 is connected to the outermost second barrier wall 120, and the remaining four first barrier walls 110 are connected to the remaining one second barrier wall 120.
[0084] For examples, please continue reading. Figure 4 Along the direction away from the display area AA, the two outermost first retaining walls 110 are connected to the two second retaining walls 120 respectively, forming two continuous structures around the three sides of the display area AA, which helps to improve the rigidity of the first retaining wall structure 200; the other three first retaining walls 110 are connected to the innermost second retaining wall 120.
[0085] Alternatively, along the direction away from the display area AA, the outermost first barrier 110 is connected to the outermost second barrier 120, the innermost first barrier is connected to the innermost second barrier 120, and the other three first barriers 110 and second barriers 120 are not connected.
[0086] It is understandable that, in the case that N second retaining walls 120 and N first retaining walls 110 form N independent structures, the remaining MN first retaining walls 110 may not be connected to any of the N second retaining walls 120.
[0087] The connection between the first retaining wall 110 and the second retaining wall 120 is located in the transition perimeter area BB3. Since the number N of the second retaining walls 120 is less than the number M of the first retaining walls 110, in the transition perimeter area BB3, at least one of the N second retaining walls 120 is connected to at least two of the M first retaining walls 110. Furthermore, from the end of the transition perimeter area BB3 that connects to the side perimeter area BB1 to the end of the transition perimeter area BB3 that connects to the corner perimeter area BB2, the width of the transition perimeter area BB3 gradually decreases.
[0088] In some embodiments, such as Figure 4 As shown, M first retaining walls 110 are arranged at equal intervals; and / or, N ≥ 2, N second retaining walls 120 are arranged at equal intervals; and / or, the widths of the M first retaining walls 110 are basically equal; and / or, N ≥ 2, the widths of the N second retaining walls 120 are basically equal. In this way, the multiple first retaining walls 110 are evenly distributed, which is beneficial to the implementation of the process.
[0089] In some examples, the M first retaining walls 110 are equally spaced. Exemplarily, the spacing W12 between two adjacent first retaining walls 110 ranges from 4 μm to 6 μm. For example, the spacing W12 between two adjacent first retaining walls 110 is 4 μm, 5 μm, or 6 μm. For instance, the spacing W12 between two adjacent first retaining walls 110 is 6 μm.
[0090] In some examples, the widths W11 of the M first retaining walls 110 are substantially equal. For example, the width of each first retaining wall 110 is 4 μm to 6 μm. For instance, the width W11 of each first retaining wall 110 is 4 μm, 5 μm, or 6 μm. For example, the width W11 of each first retaining wall 110 is 6 μm.
[0091] In some examples, N ≥ 2, and N second retaining walls 120 are set at equal intervals W22. Exemplarily, the interval W22 between two adjacent second retaining walls 120 ranges from 4 μm to 6 μm. For example, the interval W22 between two adjacent second retaining walls 120 is 4 μm, 5 μm, or 6 μm. For instance, the interval W22 between two adjacent second retaining walls 120 is 4 μm.
[0092] In some examples, N ≥ 2, and the widths W21 of the N second retaining walls 120 are substantially equal. For example, the width W21 of each second retaining wall 120 is 4 μm to 6 μm. For instance, the width W21 of each second retaining wall 120 is 4 μm, 5 μm, or 6 μm. For example, the width W21 of each second retaining wall 120 is 4 μm.
[0093] In the examples above, any combination of two, three or four examples is within the scope of protection of this disclosure, and this disclosure does not make any specific limitations.
[0094] In some embodiments, such as Figure 4 As shown, the widths W11 of the M first retaining walls 110 are basically equal, and the widths W11 of the first retaining walls 110 and W21 of the second retaining walls 120 are basically equal; and / or, the M first retaining walls 110 are set at equal intervals W12, N≥2, and the N second retaining walls 120 are set at equal intervals W22, and the distance W12 between two adjacent first retaining walls 110 and the distance W22 between two adjacent second retaining walls 120 are basically equal.
[0095] In some examples, the widths W11 of the M first retaining walls 110 are substantially equal, and the widths W11 of the first retaining walls 110 and W21 of the second retaining walls 120 are substantially equal. For example, the width W11 of each first retaining wall 210 is 4 μm to 6 μm. For instance, the width W11 of each first retaining wall 210 is 6 μm, and the width W21 of each second retaining wall 120 is 6 μm.
[0096] In other examples, M first retaining walls 110 are set at equal intervals W12, N≥2, and N second retaining walls 120 are set at equal intervals W22, with the spacing W12 between two adjacent first retaining walls 110 and the spacing W22 between two adjacent second retaining walls 120 being substantially equal. For example, the spacing W12 between two adjacent first retaining walls 110 is 4μm to 6μm. For instance, the spacing W12 between two adjacent first retaining walls 110 is 5μm, and the spacing W22 between two adjacent second retaining walls 120 is also 5μm.
[0097] In some other examples, the widths W11 of the M first retaining walls 110 are substantially equal, and the widths W11 of the first retaining walls 110 and W21 of the second retaining walls 120 are substantially equal; and the M first retaining walls 110 are evenly spaced. For N≥2, the N second retaining walls 120 are evenly spaced W22, and the distance W21 between two adjacent first retaining walls 110 and the distance W22 between two adjacent second retaining walls 120 are substantially equal.
[0098] For example, the distance W21 between two adjacent first retaining walls 110 is 4μm to 6μm. For instance, the distance W21 between two adjacent first retaining walls 110 is 5μm, and the distance W22 between two adjacent second retaining walls 120 is 5μm. Furthermore, the width W11 of each first retaining wall 110 is 4μm to 6μm. For instance, the width W11 of each first retaining wall 110 is 6μm, and the width W21 of each second retaining wall 120 is 6μm.
[0099] Combine any of the above examples, refer to Figure 5 As shown, the width H1 of the side perimeter area BB1 is 1.2mm, and the width H2 of the corner perimeter area BB2 is 0.7mm. The width of the transition perimeter area BB3 gradually decreases from 1.2mm to 0.7mm. Among these, as... Figure 4 As shown, in the first retaining wall structure 100, the number of first retaining walls 110 is M = 5, and the number of second retaining walls 120 is N = 2. The width of each first retaining wall 110 is 6 μm, and the interval between two adjacent first retaining walls 110 is 6 μm; the width of each second retaining wall 120 is 5 μm, and the interval between two adjacent second retaining walls 120 is 5 μm. Thus, the first dimension L1 of the first retaining wall structure 100 is 60 μm, and the second dimension L2 is 20 μm.
[0100] In some embodiments, such as Figure 6A and Figure 6BAs shown, the peripheral area BB also includes a second barrier structure 200. The second barrier structure 200 is disposed between the first barrier structure 100 and the display area AA, and surrounds the display area AA. The second barrier structure 200 is configured to prevent material overflow within the display area AA. It can be understood that the second barrier structure 200 is configured to prevent material from the organic encapsulation layer in the encapsulation layer from overflowing onto the signal lines of the peripheral area BB. Since the material of the organic encapsulation layer easily absorbs water and oxygen, reducing the probability of the organic encapsulation layer material contacting the signal lines of the peripheral area BB improves the performance of the display panel 1100.
[0101] In some embodiments, such as Figure 6A and Figure 6B As shown, in the second retaining wall structure 200, the third dimension L3 of the portion located in the side perimeter area BB1 is larger than the fourth dimension L4 of the portion located in the corner perimeter area BB2. Specifically, the third dimension L3 is the dimension of the portion of the second retaining wall structure 200 located in the side perimeter area BB1 perpendicular to its extension direction; that is, the third dimension L3 is the width of the portion of the second retaining wall structure 200 located in the side perimeter area BB1 from the side closest to the display area AA to the side furthest from the display area AA. Similarly, the fourth dimension L4 is the dimension of the portion of the second retaining wall structure 200 located in the corner perimeter area BB2 perpendicular to its extension direction; that is, the fourth dimension L4 is the width of the portion of the second retaining wall structure 200 located in the corner perimeter area BB2 from the side closest to the display area AA to the side furthest from the display area AA.
[0102] In this way, the fourth dimension L4 of the portion of the second retaining wall structure 200 located in the corner peripheral area BB2 is set smaller than the third dimension L3 of the portion located in the side peripheral area BB1. This reduces the probability of wrinkles occurring in the corner peripheral area BB2 when it bends to the non-display side of the display panel 1100, and also reduces the thickness of the stacked film layers. This lowers the probability of poor display performance caused by wrinkles in the corner peripheral area BB2 of the display panel 1100 due to bending.
[0103] In some embodiments, such as Figure 6A and Figure 6B As shown, the second barrier structure 200 includes at least one third barrier 210, which surrounds the display area AA.
[0104] In some examples, where the second retaining wall structure 200 includes a third retaining wall 210, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is greater than the width W41 of the portion of the third retaining wall 210 located in the corner perimeter area BB2.
[0105] In some examples, such as Figure 7As shown, when the second barrier structure 200 includes at least two third barrier walls 210, the at least two third barrier walls 210 are sequentially spaced apart along a direction away from the display area AA. The width W31 of the portion of the third barrier wall 210 located in the side perimeter area BB1 is greater than the width W41 of the portion of the third barrier wall 210 located in the corner perimeter area BB2. And / or, in the side perimeter area BB1, the spacing between two adjacent third barrier walls 210 is a first spacing W32. In the corner perimeter area BB2, the spacing between two adjacent third barrier walls 210 is a second spacing W42; the first spacing W32 is greater than the second spacing W42.
[0106] For example, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is greater than the width W41 of the portion of the third retaining wall 210 located in the corner perimeter area BB2.
[0107] Alternatively, in the side perimeter area BB1, the distance between two adjacent third retaining walls 210 is the first distance W32. In the corner perimeter area BB2, the distance between two adjacent third retaining walls 210 is the second distance W42; the first distance W32 is greater than the second distance W42.
[0108] Alternatively, if the second retaining wall structure 200 includes at least two third retaining walls 210, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is greater than the width W41 of the portion of the third retaining wall 210 located in the corner perimeter area BB2. Furthermore, in the side perimeter area BB1, the distance between two adjacent third retaining walls 210 is a first distance W32. In the corner perimeter area BB2, the distance between two adjacent third retaining walls 210 is a second distance W42; the first distance W32 is greater than the second distance W42.
[0109] In this way, based on the first retaining wall structure 100, the size of the corner perimeter area BB2 of the second retaining wall structure 200 is further reduced, so that the size of the corner perimeter area BB2 of the display panel 1100 is significantly smaller than the size of the side perimeter area BB1.
[0110] In some embodiments, such as Figure 7 As shown, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is 40μm to 50μm; and / or, the width W41 of the portion of the third retaining wall 210 located in the corner perimeter area BB2 is 30μm to 40μm.
[0111] In some examples, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 can be 40μm to 50μm. For example, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is 40μm, 45μm, or 50μm. For instance, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is 50μm. Here, the width W41 of the portion of the third retaining wall 210 located in the corner perimeter area BB2 can be smaller than the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1. For instance, the width W41 of the portion of the third retaining wall 210 located in the corner perimeter area BB2 is 40μm.
[0112] In other examples, when the width W41 of the portion of the third retaining wall 210 located in the corner perimeter BB2 is less than the width W31 of the portion located in the side perimeter BB1, the width W41 of the portion of the third retaining wall 210 located in the corner perimeter BB2 is 30 μm to 40 μm. For example, the width W41 of the portion of the third retaining wall 210 located in the corner perimeter BB2 is 30 μm, 35 μm, or 40 μm. For instance, the width W41 of the portion of the third retaining wall 210 located in the corner perimeter BB2 is 40 μm. Here, the width W31 of the portion of the third retaining wall 210 located in the side perimeter BB1 is not specifically limited. For instance, the width W31 of the portion of the third retaining wall 210 located in the side perimeter BB1 is 50 μm.
[0113] In some further examples, when the width W41 of the portion of the third retaining wall 210 located in the corner perimeter BB2 is less than the width W31 of the portion located in the side perimeter BB1, the width W31 of the portion of the third retaining wall 210 located in the side perimeter BB1 is 40 μm to 50 μm. For example, the width W31 of the portion of the third retaining wall 210 located in the side perimeter BB1 is 40 μm, 45 μm, or 50 μm. And, the width W41 of the portion of the third retaining wall 210 located in the corner perimeter BB2 is 30 μm to 40 μm. For example, the width W41 of the portion of the third retaining wall 210 located in the corner perimeter BB2 is 30 μm, 35 μm, or 40 μm. For example, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is 40 μm, and the width W41 of the portion located in the corner perimeter area BB2 is 30 μm. Thus, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is greater than the width W41 of the portion of the third retaining wall 210 located in the corner perimeter area BB2.
[0114] In some embodiments, such as Figure 7As shown, when the second retaining wall structure 200 includes at least two third retaining walls 210, the width of the first spacing W32 is 40 μm to 50 μm; and / or, the width of the second spacing W42 is 30 μm to 40 μm.
[0115] For example, the width of the first spacing W32 is 40μm, 45μm, or 50μm. For instance, the width of the first spacing W32 is 60μm. The width of the second spacing W42 is 30μm, 35μm, or 40μm. For instance, the width of the second spacing W42 is 30μm. Thus, the second spacing W42 is smaller than the first spacing W32, which facilitates ensuring that the width of the second retaining wall structure 200 in the corner perimeter area BB2 is smaller than the width of the second retaining wall structure 200 in the side perimeter area BB1.
[0116] It is understandable that the width of the second retaining wall structure 200 is the width of the third retaining wall 210, and the sum of the spacing width between two adjacent third retaining walls 210 when the number of third retaining walls 210 is not less than one.
[0117] For example, such as Figure 7 As shown, when the second retaining wall structure 200 includes two third retaining walls 210, the width W31 of the portion of the third retaining wall 210 located in the side perimeter area BB1 is 40 μm, and the width of the first spacing W32 between two adjacent third retaining walls 210 is 40 μm. The width W41 of the portion of the third retaining wall 210 located in the corner perimeter area BB2 is 30 μm, and the width of the second spacing W42 between two adjacent third retaining walls 210 is 30 μm. Thus, the third dimension L3 of the portion of the second retaining wall structure 200 located in the side perimeter area BB1 is 120 μm; and the fourth dimension L4 of the portion of the second retaining wall structure 200 located in the corner perimeter area BB2 is 90 μm.
[0118] Based on the first retaining wall structure 100 and the second retaining wall structure 200 provided in the above embodiments, the sum of the first dimension L1 of the first retaining wall structure 100 and the third dimension L3 of the second retaining wall structure 200 located in the side perimeter area BB1 is 180μm; the sum of the second dimension L2 of the first retaining wall structure 100 and the fourth dimension L4 of the second retaining wall structure 200 located in the corner perimeter area BB2 is 110μm. Thus, referring to... Figure 5 The width H2 of the corner peripheral area BB2 is reduced by 70μm compared to the width H1 of the side peripheral area BB1. This is a significant reduction in the size of the display panel 1100. As a result, during the bending of the peripheral area BB to the non-display side of the display panel 1100, the probability of wrinkles occurring in the corner peripheral area BB2 is lower and the thickness of the stacked film layer is smaller. This reduces the probability of poor display effect caused by wrinkles in the corner peripheral area BB2 of the display panel 1100 due to bending.
[0119] To clearly describe the placement and specific structure of the first retaining wall structure 100 and the second retaining wall structure 200, the following is an exemplary description based on the film layer structure of the display panel 1100.
[0120] In some embodiments, such as Figures 8 to 11B As shown, the display panel 1100 includes a substrate 1101, a pixel circuit stack 1110, a planarization layer 1120, a plurality of light-emitting devices 100, and an encapsulation layer 1130 stacked together.
[0121] The material of the substrate 1101 may include rigid materials such as glass, quartz, and plastic, or flexible materials such as polymer resin.
[0122] In some examples, such as Figures 8 to 11B As shown, the pixel circuit stack 1110 refers to the film layer containing multiple pixel driving circuits, including multiple patterned conductive layers and a first insulating stack 1111. The first insulating stack 1111 is disposed on the substrate 1101, and the first insulating stack 1111 includes multiple insulating layers disposed between adjacent conductive layers. The multiple patterned conductive layers are configured to implement the circuit structure of the pixel driving circuit.
[0123] Each pixel driving circuit includes multiple transistors and at least one capacitor Cst. Exemplarily, a pixel driving circuit typically includes components such as a switching transistor, a driving transistor, and a storage capacitor. The storage capacitor has a reference potential terminal and a signal holding terminal at opposite ends, respectively, and the signal holding terminal is electrically connected to the control electrode (gate) of the driving transistor. It should be noted that the transistors mentioned in the embodiments of this disclosure can be thin-film transistors (TFTs), metal-oxide-semiconductor transistors (MOS), or other switching devices with similar characteristics. The embodiments of this disclosure all use thin-film transistors as an example for illustration.
[0124] Please continue reading. Figures 8 to 11B Along a direction perpendicular to and away from the substrate 1101, the pixel circuit stack 1110 includes a buffer layer 1, a semiconductor layer 2, a first gate insulating layer 3, a first gate metal layer 4, a second gate insulating layer 5, a second gate metal layer 6, an interlayer dielectric layer 7, a first conductive layer 8, and a passivation layer 9.
[0125] The semiconductor layer 2 includes active layers 21 of multiple TFTs. The first gate metal layer 4 includes gates 41 of multiple TFTs, first plates 42 of multiple capacitors Cst, and multiple gate scan lines (not shown in the figure). The second gate metal layer 6 includes second plates 61 of multiple capacitors Cst. The first conductive layer 8 includes source electrodes 81 and drain electrodes 82 of multiple TFTs, and multiple first signal lines 83 (e.g., including data signal line DL, first voltage signal line VDD, and second voltage signal line VSS, etc.).
[0126] The aforementioned first insulating stack 1111 includes a buffer layer 1, a first gate insulating layer 3, a second gate insulating layer 5, an interlayer dielectric layer 7, and a passivation layer 9.
[0127] In some examples, such as Figure 8 and Figure 9 As shown, the side of the first insulating layer 1111 away from the substrate 1101 is provided with a plurality of grooves S1. The plurality of grooves S1 are located in the peripheral area BB and at least partially surround the display area AA. The plurality of grooves S1 are arranged sequentially at intervals along the direction away from the display area AA.
[0128] For example, such as Figure 9 and Figure 10 As shown, the portion S2 located between two adjacent grooves S1 in the first insulating layer 1111 forms a first barrier 110 and a second barrier 120. Wherein, as... Figure 9 As shown, in the first insulating layer 1111, the portion S2 located between two adjacent grooves S1 within the side peripheral area BB1 forms the first barrier wall 110. Figure 10 As shown, in the first insulating layer 1111, the portion S2 located between two adjacent grooves S1 in the corner perimeter area BB2 forms the second barrier wall 120.
[0129] For example, each layer of the first insulating stack 1111 can be made of inorganic material. In this way, the first barrier structure 200 formed by the inorganic material stack has weak water absorption, which is beneficial to improving the strength of the first barrier structure 100 and reducing the probability of cracks in the peripheral area BB extending to the display area AA.
[0130] The aforementioned groove S1 penetrates at least one of the following layers relatively far from the substrate 1101: buffer layer 1, first gate insulating layer 3, second gate insulating layer 5, interlayer dielectric layer 7, and passivation layer 9. For example, groove S1 penetrates only the passivation layer 9. Alternatively, groove S1 penetrates both the passivation layer 9 and the interlayer dielectric layer 7. Or, groove S1 penetrates all three layers: buffer layer 1, first gate insulating layer 3, second gate insulating layer 5, interlayer dielectric layer 7, and passivation layer 9. The depth of groove S1 is set according to actual needs, and this disclosure does not limit it.
[0131] In some examples, such as Figures 8 to 11BAs shown, the planarization layer 1120 is disposed on the side of the first insulating stack 1111 away from the substrate 1101, and is configured to planarize the surface of the first insulating stack 1111 away from the substrate 1101, which is beneficial to improving the light-emitting performance of the multiple light-emitting devices 100 subsequently fabricated.
[0132] Please continue reading. Figures 8 to 11B The display panel 1100 also includes a second conductive layer 10, which is configured to form signal lines for transmitting VDD signals and signal lines for transmitting VSS signals. For example, a signal line 101 partially transmits the VSS signal. Also included is a signal line insulating layer 11 disposed on the side of the second conductive layer 10 away from the substrate 1101. It is understood that the signal line insulating layer 11 typically only partially comprises a peripheral area BB. Figures 8 to 11B The peripheral area BB in the present invention does not show the signal line insulation layer 11 and does not limit the structure of the display panel 1100 of this application.
[0133] When the display panel 1100 includes a first conductive layer 8 and a second conductive layer 10, the planarization layer 1120 of the pixel circuit stack 1110 on the side away from the substrate 1101 has two layers. One planarization layer 1120 is disposed on the side of the passivation layer 8 away from the substrate 1101. The other planarization layer 1120 is disposed on the side of the signal line insulating layer 11 away from the substrate 1101.
[0134] For example, the planarization layer 1120 may be made of an organic insulating material. Organic insulating materials include at least one of general polymers such as polymethyl methacrylate (PMMA) and polystyrene (PS), polymer derivatives having phenolic groups, acryloyl polymers, imide polymers, aryl ether polymers, amide polymers, fluorinated polymers, p-xylene polymers, and vinyl alcohol polymers. For instance, the planarization layer 1120 may be made of polyimide.
[0135] In the following examples, such as Figures 8 to 11B As shown, the structure of the display panel 1100, including a first conductive layer 8, a passivation layer 9, a second conductive layer 10, and a signal line insulating layer 11, will be described by way of example. The planarization layer 1120 has two layers, wherein the planarization layer 1120 disposed on the side of the passivation layer 8 away from the substrate 1101 is the first planarization layer 1121; and the planarization layer 1120 disposed on the side of the signal line insulating layer 11 away from the substrate 1101 is the second planarization layer 1122.
[0136] In some embodiments, such as Figure 11A and Figure 11B As shown, the display panel 1100 also includes a filling portion 300. The filling portion 300 fills a plurality of grooves S1 and covers the first barrier 110 and the second barrier 120.
[0137] The filler portion 300 can be formed together with any one or more of the subsequent layers of the pixel circuit stack 1110 made of organic materials. For example, the filler portion 300 is formed from the material of the planarization layer 1120. The planarization layer 1120 is disposed on the side of the first insulating stack 1111 away from the substrate 1101, such that the filler portion 300 is made of the same material as the planarization layer 1120 and is disposed in the same layer. That is, the material of the filler portion 300 is the same as the material of the planarization layer 1120, and "in the same layer" means that the same film layer is formed using the same film deposition process to form a specific pattern, and then the layer structure is formed using the same mask through a single patterning process. Depending on the specific pattern, the single patterning process may include multiple exposure, development, or etching processes, and the specific pattern in the formed layer structure may be continuous or discontinuous, and these specific patterns may also be at different heights or have different thicknesses.
[0138] In some examples, such as Figures 8 to 11B As shown, multiple light-emitting devices 400 are disposed on the side of the second planarization layer 1122 away from the substrate 1101. The light-emitting devices 100 are electrically connected to the pixel driving circuit in the pixel circuit stack 1110. The film layer containing the multiple light-emitting devices 400 includes multiple pixel anode layers 12, pixel defining layers 13, light-emitting functional layers 15, and cathode layers 16. The overlapping portion of the orthographic projections of a pixel anode pattern 121 (used to provide holes), the light-emitting functional layer 15, and the cathode layer 16 on the substrate 1101 can constitute a light-emitting device 100. The pixel anode 12 and the cathode layer 16 inject holes and electrons into the light-emitting functional layer 15, respectively. When the excitons generated by the combination of holes and electrons transition from the excited state to the ground state, light emission is achieved.
[0139] It should be noted that in some examples, such as Figures 8 to 11B As shown, the display panel 1100 also includes a spacer layer 14. The spacer layer 14 is disposed on the side of the pixel defining layer 13 away from the substrate 1101. The spacer layer 14 is configured to form a support portion (not shown) for supporting the photomask (forming the light-emitting functional layer 15).
[0140] In some examples, such as Figures 8 to 11B As shown, the encapsulation layer 1130 is disposed on the side of the cathode layer 16 away from the substrate 1101. The encapsulation layer 1130 may be an encapsulation film. The number of encapsulation film layers included in the encapsulation layer 1130 is not limited. In some embodiments, the encapsulation layer 1130 may include a single encapsulation film, or it may include two or more encapsulation films stacked together.
[0141] For example, such as Figures 8 to 11BAs shown, the encapsulation layer 1130 includes a first inorganic encapsulation layer 1131, an organic encapsulation layer 1132, and a second inorganic encapsulation layer 1133 sequentially disposed along a direction perpendicular to and away from the substrate 1101. The materials of the first inorganic encapsulation layer 1131 and the second inorganic encapsulation layer 1133 include any one or more of silicon nitride (SiNx), silicon oxynitride (SiON), or silicon oxide (SiOx). The material of the organic encapsulation layer includes a polymer resin, such as polyimide.
[0142] like Figure 11A and Figure 11B As shown, the first inorganic encapsulation layer 1131 and the second inorganic encapsulation layer 1133 may or may not cover the filling portion 300 filled within the first barrier structure 100. There is a gap between the orthographic projection of the organic encapsulation layer 1132 onto the substrate 1101 and the orthographic projection of the first barrier structure 100 onto the substrate 1101.
[0143] Based on the film layer structure of the display panel 1100 described above, such as Figure 8 As shown, when the second retaining wall structure 200 includes a third retaining wall 210, the third retaining wall 210 includes a first sub-part 11221, a second sub-part 131, and a third sub-part 141.
[0144] like Figure 9 and Figure 10 As shown, when the second barrier structure 200 includes two third barrier walls 210, the third barrier wall 210 relatively close to the display area AA includes a first sub-section 11221, a second sub-section 131, and a third sub-section 141. The first sub-section 11221 and the second planarization layer 1122 are made of the same material and are disposed on the same layer. The second sub-section 131 and the pixel defining layer 13 are made of the same material and are disposed on the same layer. The third sub-section 141 and the spacer layer 14 are made of the same material and are disposed on the same layer.
[0145] A third barrier 210, located relatively far from the display area AA, includes a fourth sub-section 11211, a fifth sub-section 11222, a sixth sub-section 132, and a seventh sub-section 142. The fourth sub-section 11211 is made of the same material as the first planarization layer 1121 and is disposed on the same layer. The fifth sub-section 11222 is made of the same material as the second planarization layer 1122 and is disposed on the same layer. The sixth sub-section 132 is made of the same material as the pixel defining layer 13 and is disposed on the same layer. The seventh sub-section 142 is made of the same material as the spacer layer 14 and is disposed on the same layer.
[0146] It should be noted that the specific composition of the two third barrier walls 210 also includes other film layer materials. As long as the height of the third barrier wall 210 that is relatively far away from the display area AA is not less than the height of the third barrier wall 210 that is relatively close to the display area AA, so as to improve the blocking effect of the third barrier wall 210 on the organic materials in the display area AA, this disclosure does not limit the specific film layer structure of the third barrier wall 210.
[0147] In other embodiments, the display panel 1100 includes transparent functional devices (e.g., an under-display camera) and functional device circuitry for driving the transparent functional devices. For example... Figure 12 As shown, the display area AA includes a transparent display area AA1 and a main display area AA2 that at least partially surrounds the transparent display area AA1. The transparent display area AA1 is configured to house a transparent functional device Q. The transparent functional device Q enables the display to function without affecting the image display effect, thus achieving a full-screen display effect for the under-display camera structure. The transparent functional device Q includes one or more of functional devices such as infrared sensing devices, photosensitive devices, and cameras. For example, the transparent functional device Q is a camera.
[0148] like Figure 12 As shown, the display area AA contains multiple sub-pixels P, multiple scan timing signal lines GL extending horizontally along the X direction, and multiple data signal lines DL extending vertically along the Y direction. For ease of explanation, the multiple sub-pixels P are described in this disclosure as arranged in a matrix. In this case, sub-pixels P arranged in a row along the horizontal X direction are called a row of sub-pixels, and sub-pixels P arranged in a row along the vertical Y direction are called a column of sub-pixels. A row of sub-pixels can be electrically connected to one or two scan timing signal lines GL, and a column of sub-pixels can be electrically connected to one data signal line DL.
[0149] Sub-pixel P contains a pixel driving circuit (not shown in the figure) and a light-emitting device (not shown in the figure) for controlling image display of sub-pixel P. The pixel driving circuit is disposed on the substrate 1101 of the display panel 1100. The scan signal line GL connected to sub-pixel P is used to transmit the scan signal gate to the pixel driving circuit of sub-pixel P; the data line DL connected to sub-pixel P is used to transmit the data signal Vdata to the pixel driving circuit of sub-pixel P. The data signal Vdata comes from the source driver IC (SD IC) electrically connected to each data line DL.
[0150] like Figure 12As shown, the peripheral area BB of the display panel 1100 is provided with at least one gate driver circuit (GateDriver IC, abbreviated as GD IC). The gate driver circuit GD IC includes multiple cascaded shift registers (Gate Driver OnArray, abbreviated as GOA). The multiple shift registers GOA are arranged sequentially along the vertical direction Y.
[0151] Please continue reading. Figure 12 The display panel 1100 also includes a source PCB (S PCB). This source PCB includes a timing controller (TCON), a DC / DC power management chip, and an adjustable resistor voltage divider circuit (generating Vcom), among other driving circuits. The source PCB is electrically connected to the source driver SD IC to control the SD IC's output data signal Vdata. Furthermore, the source PCB is electrically connected to the gate driver circuit GDIC to transmit control signals to the first shift register GOA, causing the corresponding shift register GOA to scan the matrix-arranged sub-pixels P line by line. Therefore, image display is achieved through the combined action of the source PCB, source driver SD IC, gate driver circuit GDIC, pixel driving circuit, and light-emitting devices.
[0152] The aforementioned gate drive circuit GD IC, source drive circuit SD IC, and drive circuit board S PCB, among other electronic components and circuits, are bent to the non-display side of the display panel 1100. This bending of the boundary between the display area AA and the peripheral area BB bent to the non-display side achieves a smooth transition, which helps to increase the screen-to-body ratio of the display panel 1100 and realize the full-screen display effect of the display device 1000.
[0153] For example, such as Figure 12 As shown, the multiple sub-pixels P include a first sub-pixel P1 and a second sub-pixel P2. The first sub-pixel P1 is located in the transparent display area AA1. The second sub-pixel P2 is located in the main display area AA2. The first sub-pixel P1 also contains a functional device circuit for driving the operation of the functional device Q. Figure 12 (Not shown in the image). It is understood that, in order not to affect the normal operation of the pixel driving circuit in the first sub-pixel P1, the materials of the functional device circuits are all transparent materials, so that the light emitted by the light-emitting device 100 in the first sub-pixel P1 can be transmitted to achieve image display.
[0154] Based on the functions of the display panel 1100 mentioned above, such as Figure 13 and Figure 14As shown, the display panel 1100 includes a multilayer planarization layer 1120 and at least one transparent conductive layer 1140. The multilayer planarization layer 1120 is disposed between the pixel circuit stack 1111 and the film layer where the light-emitting device 100 is located. A portion of the multilayer planarization layer is configured to planarize the surface of the film layer where the pixel driving circuit is located, and another portion is configured to planarize the surface of the film layer where the functional device circuit is located, so that the light-emitting device 100 is disposed on a flat surface.
[0155] At least one transparent conductive layer 1140 is configured to form a functional device circuit to drive the under-display camera. The at least one transparent conductive layer 1140 includes a transparent signal line (not shown) located in the transparent display area AA1, which is electrically connected to the first sub-pixel P1.
[0156] A transparent conductive layer 1140 is disposed between two adjacent planarization layers 1120. It should be noted that the specific pattern of the at least one transparent conductive layer 1140 is not limited in this embodiment; the main description focuses on the configuration of the multi-layer planarization layers 1120 in the peripheral area BB of the display panel 1100 for fabricating the second barrier structure 300. Furthermore, the pixel defining layer 13 located on the side of the planarization layer 1120 away from the substrate 1101 can also form part of the third barrier structure 310.
[0157] For example, the multilayer planarization layer 1120 includes five layers, and at least one transparent conductive layer 1140 includes three layers. Specifically, the planarization layer 1120 on the side of the passivation layer 9 away from the substrate 1101 serves as the first planarization layer 1121; the planarization layer 1120 on the side of the signal line insulating layer 11 away from the substrate 1101 serves as the second planarization layer 1122. A transparent conductive layer 1140 is disposed on the side of the second planarization layer 1122 away from the substrate 1101, and this transparent conductive layer 1140 serves as the first transparent conductive layer 1141. A planarization layer 1120 is disposed on the side of the first transparent conductive layer 1141 away from the substrate 1101, and this planarization layer 1120 serves as the third planarization layer 1123. A transparent conductive layer 1140 is disposed on the side of the third planarization layer 1123 away from the substrate 1101, and this transparent conductive layer 1140 serves as the second transparent conductive layer 1142. A planarization layer 1120 is disposed on the side of the second transparent conductive layer 1142 away from the substrate 1101, and this planarization layer 1120 serves as the fourth planarization layer 1124. A transparent conductive layer 1140 is disposed on the side of the fourth planarization layer 1124 away from the substrate 1101, and this transparent conductive layer 1140 serves as the third transparent conductive layer 1143. A planarization layer 1120 is disposed on the side of the third transparent conductive layer 1143 away from the substrate 1101, and this planarization layer 1120 serves as the fifth planarization layer 1125. Thus, each of the aforementioned transparent conductive layers 1140 is located between two adjacent planarization layers 1120. At least one planarization layer 1120 is configured to provide planarization and insulation for at least one transparent conductive layer 1140.
[0158] Since the transparent functional devices and the film layer containing the functional device circuits do not affect the size of the first barrier structure 100, and the second barrier structure 200, based on the conventional film layer structure, also includes part of the structure in the film layer containing the functional device circuits, the present disclosure mainly improves the structure of the second barrier structure 200.
[0159] In some embodiments, such as Figure 3 As shown, the peripheral area BB includes multiple side peripheral areas BB1, multiple corner peripheral areas BB2, and multiple transition peripheral areas BB3. A corner peripheral area BB2 connects two adjacent side peripheral areas BB1, and a transition peripheral area BB3 connects adjacent side peripheral areas BB1 and corner peripheral areas BB2. The connection between the transition peripheral area BB3 and the corner peripheral area BB2 forms a concave shape, which is recessed towards the display area AA.
[0160] like Figure 7As shown, the third retaining wall 210 includes a first retaining wall segment 201, a second retaining wall segment 202, and a third retaining wall segment 203. The first retaining wall segment 201 extends along the side perimeter area BB1. The second retaining wall segment 202 extends along the corner perimeter area BB2. The third retaining wall segment 203 connects the first retaining wall segment 201 and the second retaining wall segment 202, that is, the first retaining wall segment 201 is located in the side perimeter area BB1, the second retaining wall segment 202 is located in the corner perimeter area BB2, and the third retaining wall segment 203 is located in the transition perimeter area BB3. The width of the third retaining wall segment 203 gradually decreases from the end where it connects to the first retaining wall segment 201 to the end where it connects to the second retaining wall segment 202.
[0161] Since the third dimension L3 of the portion of the second retaining wall structure 200 located in the side perimeter area BB1 is larger than the fourth dimension L4 of the portion located in the corner perimeter area BB2, when the second retaining wall structure 200 forms a closed loop structure around the display area AA, the width of the third retaining wall segment 303 of the second retaining wall structure 200 located in the transition perimeter area BB3 gradually decreases in order to smoothly connect the first retaining wall segment 201 and the second retaining wall segment 202.
[0162] In some embodiments, such as Figure 13 and Figure 14 As shown, in the second barrier structure 200, the third barrier 210 includes a first pad 2101 and a second pad 2102 disposed along a direction perpendicular to the substrate 1101; the first pad 2101 is located in the planarization layer 1120, and the second pad 2102 is located in the pixel defining layer 13.
[0163] It needs to be explained that, such as Figure 13 and Figure 14 As shown, when there are multiple planarization layers 1120, there are also multiple first pads 2101 made of the same material and disposed in the same layer as the planarization layers 1120. In order to facilitate the differentiation of the first pads 3101 formed by different planarization layers 1120, for example, along the direction perpendicular to the substrate 1101 and away from the substrate 1101, the multiple first pads 2101 can be referred to in sequence as: first sub-pad 11213, second sub-pad 11223, third sub-pad 11231, fourth sub-pad 11241 and fifth sub-pad 11251 (and sixth sub-pad 11252, the fifth sub-pad 11251 and the sixth sub-pad 11252 are made of the same material and disposed in the same layer).
[0164] In some examples, such as Figure 15 and Figure 16 As shown, when the display panel 1100 also includes a spacer layer 14, in the side peripheral area BB1, the third barrier 210 also includes a third spacer layer 2103 disposed on the side of the second spacer layer 2102 away from the substrate 1101, and the third spacer layer 2103 is located in the spacer layer 14.
[0165] It should be explained that the third padding layer 2103 includes the third sub-part 141 and the seventh sub-part 142 mentioned in the above embodiments. They are made of the same material as the spacer layer 14 and are disposed in the same layer. This is only for the convenience of description and is not intended to be limiting.
[0166] In some embodiments, such as Figure 15 and Figure 16 As shown, the third retaining wall 210 includes a first support portion 220 and a second support portion 230. The orthographic projection of the second support portion 220 onto the substrate 1101 is within the range of the orthographic projection of the first support portion 210 onto the substrate 1101. Thus, the first support portion 210 is close to the substrate 1101 relative to the second support portion 220, and the orthographic projection of the second support portion 220 onto the substrate 1101 is within the range of the orthographic projection of the first support portion 210 onto the substrate 1101, forming a "stepped" structure. The first support portion 210 can provide stable support for the second support portion 220.
[0167] In some examples, such as Figure 15 and Figure 16 As shown, the first support portion 220 includes a plurality of first pads 2101. In the first support portion 220, in any two adjacent first pads 2101, the orthographic projection of the first pad 2101 that is relatively closer to the substrate 1101 on the substrate 1101 is located within the range of the orthographic projection of the first pad 2101 that is relatively farther away from the substrate 1101 on the substrate 1101.
[0168] For examples, please continue reading. Figure 15 and Figure 16 The first support portion 220 includes a first sub-pad 11213, a second sub-pad 11223, and a third sub-pad 11231. The orthographic projection of the first sub-pad 11213 onto the substrate 1101 falls within the range of the orthographic projection of the second sub-pad 11223 onto the substrate 1101. The orthographic projection of the second sub-pad 11223 onto the substrate 1101 falls within the range of the orthographic projection of the third sub-pad 11231 onto the substrate 1101.
[0169] And, in some examples, such as Figure 15 and Figure 16 As shown, the second support portion 230 is disposed on the side of the first support portion 210 away from the substrate 1101. The second support portion 230 includes at least one first pad 2101 and a second pad 2102; the orthographic projection of the first pad 2101 adjacent to the second pad 2101 on the substrate 1101 is located within the range of the orthographic projection of the second pad 2101 on the substrate 1101.
[0170] For examples, please continue reading. Figure 15 and Figure 16 When the second barrier structure 200 includes two third barrier walls 210, the second support portion 230, relatively far from the display area AA, includes two second pads 2101, such as a fourth sub-pad 11241 and a fifth sub-pad 11251, and a second pad 2102. The orthographic projection of the fourth sub-pad 11241 onto the substrate 1101 is within the range of the orthographic projection of the fifth sub-pad 11251 onto the substrate 1101, thus allowing the upper layer to cover the lower layer, forming a "back-covering-front" structure, i.e., the first pad 3101 formed later covers the first pad 3101 formed earlier. Conversely, the second support portion 230, relatively close to the display area AA, includes a second pad 2101, such as a sixth sub-pad 11252, and a second pad 2102. The orthographic projection of the sixth sub-pad 11252 onto the substrate 1101 is within the range of the orthographic projection of the second pad 2101 onto the substrate 1101.
[0171] The aforementioned “back-encapsulation-front” structure of the first support portion 210, the “back-encapsulation-front” structure of the second support portion 320, and the “stepped” structure of the second support portion 220 and the first support portion 210 reduce the slope of the sidewall of the third barrier wall 210, which is beneficial for the deposition of the first inorganic encapsulation layer 1131 and the second inorganic encapsulation layer 1133 in the subsequent encapsulation layer 1130 on the surface of the third barrier wall 210 away from the substrate 1101 to form a continuous film layer, thereby improving the encapsulation effect of the display panel 1100.
[0172] It should be explained that when the display panel 1100 also includes a spacer layer 14, the second support portion 320 may or may not include a third padding layer 2103. Since the third padding layer 2103 is small in volume, and based on the "stepped" structure of the first support portion 220 and the second support portion 230, the influence of the third padding layer 2103 on the sidewall slope of the second retaining wall structure 200 is negligible, and it is not necessary for the third padding layer 2103 to meet the "back-covering-front" configuration. For example, the orthographic projection of the third padding layer 2103 on the substrate 1101 is within the orthographic projection range of the second support portion 230 on the substrate 1101.
[0173] In some embodiments, such as Figure 15 and Figure 16 As shown, the second barrier structure 200 includes two third barriers 210. The two third barriers 210 share a first support portion 220, and the orthographic projections of the second support portions 230 of the two third barriers 210 on the substrate 1101 are all within the range of the orthographic projection of the first support portion 220 on the substrate 1101.
[0174] For example, the second retaining wall structure 200 includes two third retaining walls 210, which share a first support portion 220. The first support portion 220 is located in the corner peripheral area BB2, and its orthographic projection on the substrate 1101 has a width of 90 μm. The first support portion 320 is located in the side peripheral area BB1, and its orthographic projection on the substrate 1101 has a width of 120 μm.
[0175] Furthermore, the orthographic projections of the second support portions 230 of the two third retaining walls 210 onto the substrate 1101 are all within the range of the orthographic projection of the first support portion 220 onto the substrate 1101.
[0176] like Figure 15 As shown, in the peripheral area BB1, the width of the orthographic projection of the second support portion 230, which is relatively far from the display area AA, onto the substrate 1101 is 30 μm; the distance W6 between the plane containing the side of the second support portion 230 that is far from the display area AA and the plane containing the side of the first support portion 220 that is far from the display area AA is 10 μm. Thus, the side of the second support portion 230 that is relatively far from the display area AA, close to the display area AA, and the side of the first support portion 220 that is far from the display area AA, form a third barrier 210. The distance W7 between the plane containing the side of the second sub-pad layer 11223 that is far from the display area AA and the plane containing the side of the first sub-pad layer 11213 that is far from the display area AA is 5 μm. The distance W9 between the plane containing the side of the fourth sub-pad layer 11241 that is far from the display area AA and the plane containing the side of the fifth sub-pad layer 11251 that is far from the display area AA is 4 μm. The distance W8 between the plane of the second pad 2102 away from the side of the display area AA and the plane of the fifth sub-pad 11251 away from the side of the display area AA is 4μm.
[0177] The width of the second support portion 230, which is relatively close to the display area AA, projected onto the substrate 1101 is 30 μm; the distance between the plane containing its side closest to the display area AA and the plane containing the side of the first support portion 220 furthest from the display area AA is also 10 μm. Thus, the portion of the second support portion 230 furthest from the display area AA and the portion of the first support portion 220 furthest from the display area AA forms a third barrier 210.
[0178] The distance between the two second support parts 230 located in the side perimeter area BB1 is 40μm, that is, the distance between the two third retaining walls 210 is 40μm.
[0179] like Figure 16As shown, in the corner perimeter area BB2, the width of the orthographic projection of the second support portion 230, which is relatively close to the display area AA, on the substrate 1101 is 20 μm; the distance between the plane containing its side closest to the display area AA and the plane containing the side of the first support portion 220, which is also close to the display area AA, is 10 μm. Thus, the portion of the second support portion 230, which is relatively close to the display area AA, between its side away from the display area AA and the side of the first support portion 220 that is close to the display area AA, constitutes a third barrier 210.
[0180] The width W6 of the orthographic projection of the second support portion 230, which is relatively far from the display area AA, onto the substrate 1101 is 20 μm; the distance between the plane containing its side away from the display area AA and the plane containing the side of the first support portion 220 away from the display area AA is 10 μm. Thus, the portion of the second support portion 230, which is relatively far from the display area AA, between its side near the display area AA and the side of the first support portion 220 away from the display area AA, forms a third barrier 210. The distance W7 between the plane containing the side of the second sub-pad layer 11223 away from the display area AA and the plane containing the side of the first sub-pad layer 11213 away from the display area AA is 5 μm. The distance W9 between the plane containing the side of the fourth sub-pad layer 11241 away from the display area AA and the plane containing the side of the fifth sub-pad layer 11251 away from the display area AA is 4 μm. The distance W8 between the plane of the second pad 2102 away from the side of the display area AA and the plane of the fifth sub-pad 11251 away from the side of the display area AA is 4μm.
[0181] The distance between the two second support parts 230 located in the corner perimeter area BB2 is 30μm, that is, the distance between the two third retaining walls 210 is 30μm.
[0182] Thus, when the display panel 1100 includes multiple planarization layers 1120 and multiple transparent conductive layers 1140, because the second barrier structure 200 has a large number of organic material film layers along the direction perpendicular to the substrate 1101, the height difference of the second barrier structure 200 is large and the side slope is steep. The "step-like" structure of the first support portion 220 and the second support portion 230 can reduce the side slope of the second barrier structure 200, which is beneficial to improving the yield of transparent signal lines in the subsequently manufactured transparent conductive layer 1140.
[0183] In addition, please continue to refer to Figure 15 and Figure 16The stacked structure of the multilayer planarization layer 1120 and the pixel defining layer 13 extends into the peripheral region BB. The orthographic projection of the second planarization layer 1122 onto the substrate 1101 is located within the orthographic projection range of the first planarization layer 1121 onto the substrate 1101. The orthographic projection of the third planarization layer 1123 onto the substrate 1101 covers the orthographic projection of the first planarization layer 1121 onto the substrate 1101. The orthographic projection of the fourth planarization layer 1124 onto the substrate 1101 is located within the second planarization layer. The orthographic projection of the second planarization layer 1122 onto the substrate 1101 is within the range of the second planarization layer 1122 onto the substrate 1101 and covers the orthographic projection of the fourth planarization layer 1124 onto the substrate 1101. The orthographic projection of the pixel defining layer 13 onto the substrate 1101 covers the orthographic projection of the fifth planarization layer 1125 onto the substrate 1101 and is within the range of the second planarization layer 1122 onto the substrate 1101.
[0184] Specifically, the distance W2 between the first planarization layer 1121 (located on the plane away from the display area AA) and the second planarization layer 1122 (located on the plane away from the display area AA) is 10 μm. The distance W1 between the third planarization layer 1123 (located on the plane away from the display area AA) and the first planarization layer 1121 (located on the plane away from the display area AA) is 20 μm. The distance W5 between the fourth planarization layer 1124 (located on the plane away from the display area AA) and the fifth planarization layer 1125 (located on the plane away from the display area AA) is 10 μm. The distance W4 between the pixel defining layer 13 (located on the plane away from the display area AA) and the fifth planarization layer 1125 (located on the plane away from the display area AA) is 10 μm, and the distance W3 between the second planarization layer 1122 and the plane away from the display area AA is 10 μm.
[0185] It should be explained that, due to the thinness of the transparent signal line, its impact on the thickness and width of the second retaining wall structure 200 can be approximately ignored. Figure 15 and Figure 16 The transparent signal line extending from the display area AA to the peripheral area BB, and its positional relationship with the second retaining wall structure 200 are not shown in the figure, which does not constitute a limitation on the embodiments disclosed herein.
[0186] In some embodiments, such as Figure 15 and Figure 16 As shown, the second barrier structure 200 includes two third barriers 210. The number of first pads 2101 included in the third barrier 210 that is relatively far away from the display area AA is greater than the number of first pads 2101 included in the third barrier 210 that is relatively close to the display area AA.
[0187] For example, the third retaining wall 210, which is relatively far from the display area AA, includes 5 layers of first padding 2101; the third retaining wall 210, which is relatively close to the display area AA, includes 4 layers of first padding 2101.
[0188] In some embodiments, such as Figure 15 and Figure 16 As shown, the height of the portion of the third retaining wall 210 located in the corner perimeter area BB2 is less than the height of the portion of the third retaining wall 310 located in the side perimeter area BB1.
[0189] For example, when the second retaining wall structure 200 includes a third retaining wall 210, the height of the portion of the third retaining wall 210 located in the corner perimeter area BB2 is less than the height of the portion of the third retaining wall 310 located in the side perimeter area BB1. For instance, the portion of the third retaining wall 210 located in the corner perimeter area BB2 includes five layers of first padding 2101, one layer of second padding 2102, and a third padding 2103. The portion located in the side perimeter area BB1 includes five layers of first padding 2101 and one layer of second padding 2102. Thus, the height of the portion of the third retaining wall 210 located in the corner perimeter area BB2 is reduced by the thickness of one third padding 2103 compared to the height of its portion located in the side perimeter area BB1.
[0190] As another example, when the second retaining wall structure 200 includes at least two third retaining walls 210, the height H1 of the portion of the third retaining wall 210 located in the corner perimeter area BB2, which is relatively farther away from the display area AA, is less than the height of the portion of the third retaining wall 210 located in the side perimeter area BB1. Furthermore, the height of the portion of the third retaining wall 210 located in the corner perimeter area BB2, which is relatively closer to the display area AA, is less than the height of the portion of the third retaining wall 210 located in the side perimeter area BB1.
[0191] For example, the portion of the third retaining wall 210 located in the corner perimeter area BB2, which is relatively far from the display area AA, includes five layers of first padding 2101, one layer of second padding 2102, and a third padding 2103. The portion located in the side perimeter area BB1 includes five layers of first padding 2101 and one layer of second padding 2102. Thus, the height of the portion of the third retaining wall 210 located in the corner perimeter area BB2, which is relatively far from the display area AA, is reduced by the thickness of one layer of third padding 2103 compared to the height of the portion located in the side perimeter area BB1.
[0192] Furthermore, the portion of the third retaining wall 210 located relatively close to the display area AA, specifically in the corner perimeter area BB2, comprises four layers of first padding 2101, one layer of second padding 2102, and a third padding 2103. The portion located in the side perimeter area BB1 comprises four layers of first padding 2101 and one layer of second padding 2102. Thus, the height of the portion of the third retaining wall 210 located relatively close to the display area AA in the corner perimeter area BB2 is reduced by the thickness of one layer of third padding 2103 compared to the height of the portion located in the side perimeter area BB1.
[0193] It is understood that the material of the spacer layer 14 is usually an organic material, and its thickness is greater than that of other film layers within the display panel 1100 (except for the planarization layer 1120). For example, the thickness of the spacer layer 14 is 1.2 mm to 1.5 mm. For instance, the thickness of the spacer layer 14 is 1.2 mm. That is, the thickness of the third spacer layer 2103 is 1.2 mm. In this way, when the corner peripheral area BB2 is bent to the non-display side of the display panel 1100, the thickness of the corner peripheral area BB2 is significantly less than the thickness of the side peripheral area BB1, which helps to reduce the degree of wrinkling in the corner peripheral area BB2 and reduces the probability of poor display effect caused by wrinkles in the corner peripheral area BB2 due to bending.
[0194] In the description of the above embodiments, specific features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments or examples.
[0195] The above description is merely a specific embodiment of this disclosure, but the scope of protection of this disclosure is not limited thereto. Any variations or substitutions conceived by those skilled in the art within the scope of the technology disclosed in this disclosure should be included within the scope of protection of this disclosure. Therefore, the scope of protection of this disclosure should be determined by the scope of the claims.
Claims
1. A display panel, characterized by, A display panel has a display area and a peripheral area surrounding the display area, the peripheral area includes a plurality of side peripheral areas and a plurality of corner peripheral areas, and one corner peripheral area is connected between two adjacent side peripheral areas; The display panel includes a first barrier structure disposed in the peripheral area and at least partially surrounding the display area, and the first barrier structure is configured to block cracks in the peripheral area from extending to the display area; The first barrier structure includes: A first part located in the side peripheral area and including M first barriers extending along the side peripheral area, M≥2; A second part located in the corner peripheral area and including N second barriers extending along the corner peripheral area, N≥1; Wherein, M>N; the first size of the first part is greater than the second size of the second part, the first size is the size of the first part in the direction perpendicular to the extension direction of the first part, and the second size is the size of the second part in the direction perpendicular to the extension direction of the second part.
2. The display panel of claim 1, wherein, At least one of the N second barriers is connected with at least two of the M first barriers.
3. The display panel of claim 2, wherein, The second part includes at least two of the second barriers; In the direction away from the display area, the outermost first barrier is connected with the outermost second barrier, and the remaining M-1 first barriers are connected with the remaining N-1 second barriers.
4. The display panel of any one of claims 1-3, wherein, M=5, N=2; In the direction away from the display area, the outermost first barrier is connected with the outermost second barrier, and the remaining 4 first barriers are connected with the remaining 1 second barrier.
5. The display panel of claim 1, wherein, The M first barriers are equally spaced; and / or, N≥2, the N second barriers are equally spaced; and / or, The widths of the M first barriers are substantially equal; and / or, N≥2, the widths of the N second barriers are substantially equal.
6. The display panel of claim 5, wherein, The widths of the M first barriers are substantially equal, and the widths of the first barriers and the widths of the second barriers are substantially equal; and / or, The M first barriers are equally spaced, N≥2, the N second barriers are equally spaced, and the spacing between adjacent two first barriers and the spacing between adjacent two second barriers are substantially equal.
7. The display panel of claim 1, wherein, The peripheral area further includes a plurality of transition peripheral areas; Adjacent side peripheral areas and corner peripheral areas are connected by a transition peripheral area; the connection between the transition peripheral area and the corner peripheral area forms a concave shape, which is recessed towards the display area.
8. The display panel of claim 7, wherein, From one end of the transition peripheral area connected with the side peripheral area to the other end of the transition peripheral area connected with the corner peripheral area, the width of the transition peripheral area gradually decreases; At least one of the N second barriers is connected with at least two of the M first barriers, and the connection between the first barrier and the second barrier is located in the transition peripheral area.
9. The display panel of claim 1, wherein, Further comprising: A substrate; A first insulating layer disposed on the substrate; the side of the first insulating layer away from the substrate is provided with a plurality of grooves, the plurality of grooves are located in the peripheral area and at least partially surround the display area; in the direction away from the display area, the plurality of grooves are sequentially and spaced apart; The part of the first insulating stack between two adjacent grooves forms the first barrier wall and the second barrier wall.
10. The display panel of claim 9, wherein, The first insulating stack comprises, in sequence from the substrate and away from the substrate, a buffer layer, a first gate insulating layer, a second gate insulating layer, an interlayer dielectric layer, and a passivation layer. The grooves pass through at least one layer of the buffer layer, the first gate insulating layer, the second gate insulating layer, the interlayer dielectric layer, and the passivation layer, which is relatively far away from the substrate.
11. The display panel of claim 9 or 10, wherein, Further comprising: The filling part fills the plurality of grooves and covers the first barrier wall and the second barrier wall.
12. The display panel of claim 11, wherein, Further comprising: The planarization layer is arranged on the side of the first insulating stack away from the substrate. The filling part and the planarization layer are made of the same material and arranged in the same layer.
13. The display panel of claim 9 or 10, wherein, Further comprising: The encapsulation layer comprises, in sequence from the substrate and away from the substrate, a first inorganic encapsulation layer, an organic encapsulation layer, and a second inorganic encapsulation layer. The first inorganic encapsulation layer and the second inorganic encapsulation layer cover the first barrier wall structure, and the organic encapsulation layer has a spacing between its orthographic projection on the substrate and the orthographic projection of the first barrier wall structure on the substrate.
14. The display panel of claim 1, wherein, Further comprising: The second barrier wall structure is arranged between the first barrier wall structure and the display area and surrounds the display area. The second barrier wall structure is configured to block the material in the display area from overflowing. The third dimension of the part of the second barrier wall structure in the side edge peripheral area is greater than the fourth dimension of the part of the second barrier wall structure in the corner peripheral area. The third dimension is the dimension of the part of the second barrier wall structure in the side edge peripheral area in the direction perpendicular to the extension direction of itself, and the fourth dimension is the dimension of the part of the second barrier wall structure in the corner peripheral area in the direction perpendicular to the extension direction of itself.
15. The display panel of claim 14, wherein, The second barrier wall structure comprises at least one third barrier wall, and the third barrier wall surrounds the display area. In the case where the second barrier wall structure comprises one third barrier wall, the width of the part of the third barrier wall in the side edge peripheral area is greater than the width of the part of the third barrier wall in the corner peripheral area. In the case where the second barrier wall structure comprises at least two third barrier walls, the at least two third barrier walls are arranged in sequence and spaced apart away from the display area; in the side edge peripheral area, the spacing between the two adjacent third barrier walls is a first spacing; in the corner peripheral area, the spacing between the two adjacent third barrier walls is a second spacing; the first spacing is greater than the second spacing; and / or, the width of the part of the third barrier wall in the side edge peripheral area is greater than the width of the part of the third barrier wall in the corner peripheral area.
16. A display panel, characterized by The peripheral area comprises a plurality of side edge peripheral areas and a plurality of corner peripheral areas, and one corner peripheral area is connected between two adjacent side edge peripheral areas. The display panel comprises a second barrier structure surrounding the display area; the second barrier structure is configured to block material in the display area from overflowing; the second barrier structure comprises at least one third barrier wall, and the third barrier wall is arranged around the display area; The height of the portion of the third barrier wall located in the corner peripheral area is less than the height of the portion of the third barrier wall located in the side peripheral area; The third dimension of the portion of the second barrier structure located in the side peripheral area is greater than the fourth dimension of the portion of the second barrier structure located in the corner peripheral area; The third dimension is the dimension of the portion of the second barrier structure located in the side peripheral area in the direction perpendicular to the extension direction of the portion, and the fourth dimension is the dimension of the portion of the second barrier structure located in the corner peripheral area in the direction perpendicular to the extension direction of the portion.
17. The display panel of claim 16, wherein In the case where the second barrier structure comprises one third barrier wall, the width of the portion of the third barrier wall located in the side peripheral area is greater than the width of the portion of the third barrier wall located in the corner peripheral area; In the case where the second barrier structure comprises at least two third barrier walls, the at least two third barrier walls are sequentially and spaced apart in the direction away from the display area; in the side peripheral area, the spacing between the adjacent two third barrier walls is a first spacing, and in the corner peripheral area, the spacing between the adjacent two third barrier walls is a second spacing, and the first spacing is greater than the second spacing; and / or, the width of the portion of the third barrier wall located in the side peripheral area is greater than the width of the portion of the third barrier wall located in the corner peripheral area.
18. The display panel of claim 17, wherein, The third barrier wall comprises: A first barrier wall segment extending along the side peripheral area; A second barrier wall segment extending along the corner peripheral area; A third barrier wall segment connected between the first barrier wall segment and the second barrier wall segment; the width of the third barrier wall segment gradually decreases from one end of the third barrier wall segment connected to the first barrier wall segment to the other end of the third barrier wall segment connected to the second barrier wall segment.
19. The display panel of claim 17 or 18, wherein, Further comprising: A substrate, and a planarization layer and a pixel definition layer sequentially stacked on the substrate; The third barrier wall comprises a first pad layer and a second pad layer arranged in a direction perpendicular to the substrate; the first pad layer is located in the planarization layer, and the second pad layer is located in the pixel definition layer.
20. The display panel of claim 19, wherein, The display panel comprises multiple layers of the planarization layer; The third barrier wall comprises: A first support portion comprising multiple first pad layers; the orthographic projection of the first pad layer closer to the substrate on the substrate is located within the orthographic projection of the first pad layer farther from the substrate on the substrate; A second support portion arranged on the side of the first support portion away from the substrate, comprising at least one first pad layer and one second pad layer; the orthographic projection of the first pad layer adjacent to the second pad layer on the substrate is located within the orthographic projection of the second pad layer on the substrate.
21. The display panel of claim 20, wherein, A projection of the second support portion on the substrate is located within a projection of the first support portion on the substrate.
22. The display panel of claim 20, wherein, The second barrier structure includes two third barriers, and the two third barriers share the first support portion, and a projection of the second support portion of the two third barriers on the substrate is located within a projection of the first support portion on the substrate.
23. The display panel of claim 20, wherein, The second barrier structure includes two third barriers, and a third barrier farther away from the display area includes a greater number of first pads than a third barrier closer to the display area.
24. The display panel of claim 20, wherein, The display area includes a transparent display area and a main display area at least partially surrounding the transparent display area. The display panel includes: A first sub-pixel disposed in the transparent display area; At least one transparent conductive layer, the transparent conductive layer including a transparent signal line located in the transparent display area, the transparent signal line being electrically connected to the first sub-pixel; and the transparent conductive layer being disposed between two adjacent planarization layers.
25. The display panel of claim 19, wherein, Further comprising: A spacer layer disposed on a side of the pixel definition layer away from the substrate; In the side peripheral area, the third barrier further includes a third pad layer disposed on a side of the second pad layer away from the substrate, and the third pad layer is located on the spacer layer.
26. A display device comprising: The display panel includes any one of claims 1-25.
Citation Information
Patent Citations
Display device
CN104914628A
Package structure, electronic device and packaging method
CN109301084A
Display substrate, preparation method thereof, and display device
CN110416434A
To-b-cut substrate, display panel and micro display chip
CN111146211A