A complete peak extraction method and system for nuclear pulse signals

Through the complete peak extraction method of collabing work in FPGA and the upper -level machine, the problem of difficulty in extracting the central base line data extraction of nuclear pulse signal processing is solved, and high accuracy of complete peak data extraction and transmission are realized.

CN119105061BActive Publication Date: 2025-01-28CHENGDU UNIVERSITY OF TECHNOLOGY
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202411597451.8
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2024-11-11
Publication Date
2025-01-28
Estimated Expiration
2044-11-11

AI Technical Summary

Technical Problem

The prior art is difficult to accurately extract the complete peak data containing baseline data in nuclear pulse signal processing, resulting in baseline drift and peak errors, affecting measurement accuracy.

Method used

Adopt a complete peak extraction method including FPGA and upper machine, through circulating buffer and asynchronous FIFO cache, real -time monitoring and extraction of the baseline and peak data of nuclear pulse signals, forming the first and second full peak data, and via Ether Net transmission.

Benefits of technology

The high accuracy extraction of nuclear pulse signals is realized, the baseline drift and peak errors are reduced, and complete peak data is provided for subsequent analysis and processing.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119105061B_ABST
    Figure CN119105061B_ABST
Patent Text Reader

Abstract

The present invention discloses a complete peak extraction method and system for nuclear pulse signals, the method comprising selecting a nuclear pulse signal to be monitored and converting it into ADC data; extracting first complete peak data from the ADC data and caching it; a host computer splicing the first complete peak data acquired in sequence into a complete peak data stream; performing peak data trigger judgment on the complete peak data stream data point by data point, processing the data points according to the judgment result, and generating second complete peak data. The complete peak data extracted by the present invention includes the baseline data of the nuclear pulse, which not only provides researchers with the convenience of observing the baseline offset and fluctuation, but also facilitates researchers to perform back-end processing of the nuclear pulse signal. Moreover, the present invention can efficiently extract nuclear pulse signals of any length, ensure the integrity of the key data of the nuclear pulse, and effectively filter out false peak data through two extractions, thereby accurately screening out complete peak data with flexible length, high data integrity, and high accuracy.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the technical field of electrical signal processing, and in particular to a complete peak extraction method and system for nuclear pulse signals. Background Art

[0002] Nuclear radiation measurement mainly includes three modules: nuclear radiation detectors, nuclear electronic instruments and spectrum measurement software. As the nuclear radiation measurement system is in operation, problems may occur in the detectors and nuclear electronic instruments due to environmental factors (such as temperature, humidity), aging or physical damage, resulting in inaccurate measurements or malfunctions. Therefore, real-time monitoring of nuclear pulse signals is particularly important, and the monitoring of nuclear pulse signals mainly involves the extraction, transmission and processing of nuclear pulse signals. With the increase of the activity of the nuclide to be measured, the increase of the ADC sampling rate, the randomness of nuclear radiation, etc., nuclear pulse signals have problems such as fast data frequency and long peak sequence data.

[0003] In the prior art, the nuclear pulse signal is directly extracted roughly, and the threshold is used for judgment. When the ADC data is greater than the threshold, it is directly put into the buffer and then transmitted to the host computer for display. In this way, the extracted data contains non-peak data. In addition, due to the frame length limit of the UDP protocol and the complexity of FPGA packet subpackaging, the peak sequence data of a single frame length is usually intercepted for transmission.

[0004] In addition, due to the complexity of implementation, the existing technology only extracts peak data and ignores the baseline data. However, the complete peak data includes baseline data and peak data. Factors such as detector leakage current, electronic component temperature drift (temperature drift), and power supply ripple will cause baseline drift. When the baseline drifts, the peak information is incorrect; at the same time, when the baseline fluctuates greatly, the extracted peak error will be large. In addition, only extracting peak data will prevent researchers from observing the original waveform data in real time for waveform feature analysis. In summary, extracting complete peak data including baseline data is very important for effectively monitoring nuclear pulse signals. Summary of the invention

[0005] The purpose of the present invention is to provide a complete peak extraction method and system for nuclear pulse signals which can solve the above problems and can extract baseline data and peak data with high accuracy.

[0006] In order to achieve the above object, the technical solution adopted by the present invention is as follows: a complete peak extraction method for nuclear pulse signals, comprising the following steps;

[0007] S1, select a nuclear pulse signal to be monitored, convert it into a differential signal, and then convert it into ADC data. The ADC data is discrete data points arranged in time order;

[0008] The nuclear pulse signal to be monitored includes a detector output, a pole-zero cancellation circuit output, a programmable gain output and a polarity selection output;

[0009] S2, extracting the first complete peak data from the ADC data and caching it, including steps S21 to S23;

[0010] S21, preset a circular buffer, the circular buffer including a baseline data buffer and a peak data buffer using circular buffering, preset a first threshold D T1 and a clock signal, each rising edge of the clock signal corresponding to a data point;

[0011] S22, real-time monitoring of the clock signal, and when its rising edge comes, determine the value D of the corresponding data point in the ADC data at that moment c , if D c <D T1 , store the data point in the baseline data buffer. If D c ≥D T1 , and store the data point and subsequent data points in the peak data buffer in sequence;

[0012] S23, when the circular buffer is full, extract the data points in the baseline data buffer according to the storage time, and form the first complete peak data with the data points in the peak data buffer, and transmit it to the host computer via Ethernet after being cached by asynchronous FIFO;

[0013] S3, the host computer sets a peak data circular buffer, including a baseline pre-storage area, a baseline data area, and a peak data area;

[0014] S4, the host computer sequentially obtains the first complete peak data and splices them into a complete peak data stream;

[0015] S5, perform peak data trigger judgment on the complete peak data stream data point by data point to obtain a judgment value, where the current data point x i The judgment value y i According to the following formula:

[0016] ,

[0017] Where N is the trigger detection length, x i+d 、x i+d+1 x i The dth and d+1th data points after, 0≤d≤N, T m , T p They are the preset baseline default value and baseline deviation value respectively;

[0018] S6, according to y i Processing x i ;

[0019] If yi =-1, clear the baseline pre-storage area and skip the current data point x i , continue to read the next data point;

[0020] If y i =0, and x i Store in the baseline pre-storage area;

[0021] If y i =1, x i The subsequent data points are stored in the peak data area in sequence until the peak data area is full, and the last data point stored in the peak data area is marked as x end ;

[0022] S7, storing the data points in the baseline pre-storage area into the baseline data area, forming a second complete peak data together with the data points in the peak data area, and clearing the peak data circular buffer;

[0023] S8, convert the complete peak data stream into x end The next data point is used as the current data point, and steps S5 to S7 are repeated until the entire peak data stream is processed.

[0024] As a preference, the baseline pre-storage area and the baseline data area in the host computer have the same size, which is smaller than or equal to the baseline data buffer area, and the size of the peak data area in the host computer is preset as required.

[0025] Preferably, the data point is 12 bits, and in each buffer area, each data point occupies 16 bits.

[0026] Preferably, the nuclear pulse signal to be monitored includes a detector output, a pole-zero cancellation circuit output, a programmable gain output and a polarity selection output.

[0027] A complete peak extraction system for nuclear pulse signals, comprising a signal input unit, an FPGA complete peak data rough extraction and transmission unit, and a complete peak data fine extraction unit;

[0028] The input unit includes a gating module, a single-ended to differential circuit and an ADC, wherein the gating module is used to gating a nuclear pulse signal to be monitored, the single-ended to differential circuit is used to convert the gating nuclear pulse signal to be monitored into a differential signal, and the ADC is used to convert the differential signal into ADC data, and the ADC data is discrete data points arranged in time order;

[0029] The FPGA complete peak data rough extraction and transmission unit includes a circular buffer, a preset module, a data circular extraction module, a first complete peak data generation module, and an asynchronous complete peak buffer and transmission module;

[0030] The circular buffer includes a baseline data buffer and a peak data buffer using circular buffering;

[0031] The preset module is used to preset the first threshold D T1 and a clock signal, each rising edge of the clock signal corresponding to a data point;

[0032] The data cycle extraction module is used to monitor the clock signal in real time and determine the value D of the corresponding data point in the ADC data at the time of its rising edge. c , if D c <D T1 , store the data point in the baseline data buffer. If D c ≥D T1 , and store the data point and subsequent data points in the peak data buffer in sequence;

[0033] The first complete peak data generating module is used to extract data points in the baseline data buffer according to the storage time when the circular buffer is full, and form the first complete peak data with the data points in the peak data buffer;

[0034] The asynchronous complete peak buffering and transmission module buffers the first complete peak data in an asynchronous FIFO and then transmits it to the host computer via Ethernet;

[0035] The complete peak data precise extraction unit includes a peak data circular buffer, a data stream splicing unit, a peak data trigger detection module, a peak data processing module, and a second complete peak data generation module;

[0036] The peak data circular buffer includes a baseline pre-storage area, a baseline data area and a peak data area;

[0037] The data stream splicing unit is used to splice the first complete peak data sequentially acquired by the host computer into a complete peak data stream;

[0038] The peak data trigger detection module is used to perform peak data trigger judgment on the complete peak data stream data point by data point to obtain a judgment value, where the current data point x i The judgment value y i According to the following formula:

[0039] ,

[0040] Where N is the trigger detection length, x i+d 、x i+d+1 x i The dth and d+1th data points after, 0≤d≤N, T m , T p They are the preset baseline default value and baseline deviation value respectively;

[0041] The peak data processing module is used to i Processing xi ;

[0042] If y i =-1, clear the baseline pre-storage area and skip the current data point x i , continue to read the next data point;

[0043] If y i =0, and x i Store in the baseline pre-storage area;

[0044] If y i =1, x i The subsequent data points are stored in the peak data area in sequence until the peak data area is full, and the last data point stored in the peak data area is marked as x end ;

[0045] The second complete peak data generating module is used to store the data points in the baseline pre-storage area into the baseline data area after the peak data area is full, to form a second complete peak data together with the data points in the peak data area, and to clear the peak data circular buffer.

[0046] Preferably, the nuclear pulse signal to be monitored includes a detector output, a pole-zero cancellation circuit output, a programmable gain output and a polarity selection output.

[0047] As a preferred embodiment, the ADC data is sent to the FPGA complete peak data rough extraction and transmission unit after passing through the low-pass filtering unit.

[0048] About the input unit: The present invention can process a variety of nuclear pulse signals to be monitored, and the host computer sends instructions to control the selection unit. Since there are external noise and temperature drift in the monitored circuit corresponding to the nuclear pulse signal to be monitored, and there are common-mode signals in the nuclear pulse signal to be monitored, a single-ended to differential circuit is used to resist external interference, suppress common-mode signals, and reduce zero-point drift, thereby expanding the monitoring accuracy of the nuclear pulse signal. After the nuclear pulse signal to be monitored is converted into a differential signal, it is transmitted to the ADC, and then enters the FPGA complete peak data rough extraction and transmission unit for processing.

[0049] The FPGA complete peak data rough extraction and transmission unit is implemented by FPGA. Since the nuclear pulse signal to be monitored in the present invention is the nuclear pulse signal output in each level of electronic processing, and the transmission module communicating with the host computer has bandwidth limitations, it is necessary to perform a rough extraction of the complete peak data, which is a complete peak data containing a section of baseline data. The FPGA complete peak data rough extraction and transmission unit mainly completes the rough peak identification of the ADC data and sends it to the host computer through the UDP module. Therefore, the data loop extraction module is designed to realize the rough extraction of the first complete peak and cache the first complete peak data. Then, the first complete peak data transmission under different clocks is realized based on the asynchronous FIFO. Finally, the first complete peak data is transmitted to the host computer via Ethernet.

[0050] When the monitoring signal is continuously input, the formed ADC data is also continuously input. After step S2 of the present invention, multiple first complete peak data are continuously obtained. The host computer receives multiple first complete peak data and splices them into a complete peak data stream in order for subsequent peak data trigger detection. The present invention designs a peak data trigger detection module to perform peak data trigger judgment on data points in the complete peak data stream point by point, and processes the data points in sequence according to the trigger results, stores the data points in the peak data circular buffer or deletes the data points, thereby realizing the precise extraction of the data points and obtaining the second complete peak data.

[0051] Compared with the prior art, the advantages of the present invention are:

[0052] (1) The present invention proposes a new complete peak extraction method and system for nuclear pulse signals. The method obtains complete peak data consisting of baseline data and peak data containing nuclear pulses, which provides researchers with the convenience of observing baseline offset and fluctuation, so that they can accurately evaluate the working status of the detector and signal acquisition circuit; it also facilitates researchers to perform back-end processing of nuclear pulse signals, such as trapezoidal shaping, Gaussian shaping, and energy spectrum generation. The present invention uses circular buffering for both the first complete peak and the second complete peak, and circular buffering for the baseline data, which not only extracts the baseline data more accurately, but also filters all ADC data to avoid missing nuclear pulse signals, and the method is more convenient to implement.

[0053] (2) The present invention extracts the complete peak data twice. First, the FPGA implements the rough extraction of the complete peak data to obtain the first complete peak data, and then the upper computer splices it into a complete peak data stream and performs fine extraction to obtain more accurate second complete peak data. The fine extraction uses a peak data trigger detection module to perform peak data trigger judgment. When judging, a multi-point first-order difference summation detection method is used to determine whether subsequent data points constitute peak data. In this way, false peak data is filtered out and complete peak data is extracted more accurately.

[0054] (3) The present invention is based on a gating unit and can realize gating of multiple nuclear pulse signals to be monitored, thereby monitoring the waveforms of multiple nuclear pulse signals.

[0055] (4) Since the host computer processes a complete peak data stream, the present invention does not limit the size of the peak data area in the host computer. The specific size can be selected by the user according to the actual situation and is not affected by the size of the peak data buffer in the FPGA. When the complete peak data stream is extracted, after the peak data trigger detection module processes each data point by data point, the length of each second complete peak data finally formed is not fixed, so the present invention can realize the transmission of nuclear pulse data of any length.

[0056] In summary, the present invention can not only efficiently extract nuclear pulse signals of any length and ensure the complete extraction of nuclear pulse key data, but also effectively filter out false peak data, thereby accurately screening out complete peak data with flexible length, high data integrity and high accuracy. BRIEF DESCRIPTION OF THE DRAWINGS

[0057] Figure 1 It is a schematic diagram of the system structure of the present invention;

[0058] Figure 2 It is a schematic diagram of a circular buffer;

[0059] Figure 3 Schematic diagram of the peak data circular buffer. DETAILED DESCRIPTION

[0060] The present invention will be further described below in conjunction with the accompanying drawings.

[0061] Example 1: See Figures 1 to 3 , a complete peak extraction method for nuclear pulse signals, comprising the following steps;

[0062] S1, select a nuclear pulse signal to be monitored, convert it into a differential signal, and then convert it into ADC data. The ADC data is discrete data points arranged in time order;

[0063] The nuclear pulse signal to be monitored includes a detector output, a pole-zero cancellation circuit output, a programmable gain output and a polarity selection output;

[0064] S2, extracting the first complete peak data from the ADC data and caching it, including steps S21 to S23;

[0065] S21, preset a circular buffer, the circular buffer including a baseline data buffer and a peak data buffer using circular buffering, preset a first threshold D T1 and a clock signal, each rising edge of the clock signal corresponding to a data point;

[0066] S22, real-time monitoring of the clock signal, and when its rising edge comes, determine the value D of the corresponding data point in the ADC data at that moment c , if D c <D T1 , store the data point in the baseline data buffer. If D c ≥D T1 , and store the data point and subsequent data points in the peak data buffer in sequence;

[0067] S23, when the circular buffer is full, extract the data points in the baseline data buffer according to the storage time, and form the first complete peak data with the data points in the peak data buffer, and transmit it to the host computer via Ethernet after being cached by asynchronous FIFO;

[0068] S3, the host computer sets a peak data circular buffer, including a baseline pre-storage area, a baseline data area, and a peak data area;

[0069] S4, the host computer sequentially obtains the first complete peak data and splices them into a complete peak data stream;

[0070] S5, perform peak data trigger judgment on the complete peak data stream data point by data point to obtain a judgment value, where the current data point x i The judgment value y i According to the following formula:

[0071] ,

[0072] Where N is the trigger detection length, x i+d 、x i+d+1 x i The dth and d+1th data points after, 0≤d≤N, T m , T p They are the preset baseline default value and baseline deviation value respectively;

[0073] S6, according to y i Processing x i ;

[0074] If y i =-1, clear the baseline pre-storage area and skip the current data point x i , continue to read the next data point;

[0075] If y i =0, and x i Store in the baseline pre-storage area;

[0076] If y i =1, x i The subsequent data points are stored in the peak data area in sequence until the peak data area is full, and the last data point stored in the peak data area is marked as x end ;

[0077] S7, storing the data points in the baseline pre-storage area into the baseline data area, forming a second complete peak data together with the data points in the peak data area, and clearing the peak data circular buffer;

[0078] S8, convert the complete peak data stream into x end The next data point is used as the current data point, and steps S5 to S7 are repeated until the entire peak data stream is processed.

[0079] The size of the baseline pre-storage area and the baseline data area in the host computer is the same, less than or equal to the baseline data buffer, and the size of the peak data area in the host computer is preset as needed. The data point is 12 bits, and each data point in each buffer area occupies 16 bits. The nuclear pulse signal to be monitored includes the detector output, the pole-zero cancellation circuit output, the programmable gain output and the polarity selection output.

[0080] In this embodiment, we set the baseline data buffer, the baseline pre-storage area, and the baseline data area to be 200 bytes, each byte equals 16 bits, and is used to store a 12-bit data point. The peak data buffer is designed to be 952 bytes, and the peak data area is preset according to user needs and can be designed to be 600 bytes, 800 bytes, 100 bytes, etc.

[0081] A complete peak extraction system for nuclear pulse signals, comprising a signal input unit, an FPGA complete peak data rough extraction and transmission unit, and a complete peak data fine extraction unit;

[0082] The input unit includes a gating module, a single-ended to differential circuit and an ADC, wherein the gating module is used to gating a nuclear pulse signal to be monitored, the single-ended to differential circuit is used to convert the gating nuclear pulse signal to be monitored into a differential signal, and the ADC is used to convert the differential signal into ADC data, and the ADC data is discrete data points arranged in time order;

[0083] The FPGA complete peak data rough extraction and transmission unit includes a circular buffer, a preset module, a data circular extraction module, a first complete peak data generation module, and an asynchronous complete peak buffer and transmission module;

[0084] The circular buffer includes a baseline data buffer and a peak data buffer using circular buffering;

[0085] The preset module is used to preset the first threshold D T1 and a clock signal, each rising edge of the clock signal corresponding to a data point;

[0086] The data cycle extraction module is used to monitor the clock signal in real time and determine the value D of the corresponding data point in the ADC data at the time of its rising edge. c , if D c <D T1 , store the data point in the baseline data buffer. If D c ≥D T1 , and store the data point and subsequent data points in the peak data buffer in sequence;

[0087] The first complete peak data generating module is used to extract data points in the baseline data buffer according to the storage time when the circular buffer is full, and form the first complete peak data with the data points in the peak data buffer;

[0088] The asynchronous complete peak buffering and transmission module buffers the first complete peak data in an asynchronous FIFO and then transmits it to the host computer via Ethernet;

[0089] The complete peak data precise extraction unit includes a peak data circular buffer, a data stream splicing unit, a peak data trigger detection module, a peak data processing module, and a second complete peak data generation module;

[0090] The peak data circular buffer includes a baseline pre-storage area, a baseline data area and a peak data area;

[0091] The data stream splicing unit is used to splice the first complete peak data sequentially acquired by the host computer into a complete peak data stream;

[0092] The peak data trigger detection module is used to perform peak data trigger judgment on the complete peak data stream data point by data point to obtain a judgment value, where the current data point x i The judgment value y i According to the following formula:

[0093] ,

[0094] Where N is the trigger detection length, x i+d 、x i+d+1 x i The dth and d+1th data points after, 0≤d≤N, T m , T p They are the preset baseline default value and baseline deviation value respectively;

[0095] The peak data processing module is used to i Processing x i ;

[0096] If y i =-1, clear the baseline pre-storage area and skip the current data point x i , continue to read the next data point;

[0097] If y i =0, and x i Store in the baseline pre-storage area;

[0098] If y i =1, x i The subsequent data points are stored in the peak data area in sequence until the peak data area is full, and the last data point stored in the peak data area is marked as x end ;

[0099] The second complete peak data generating module is used to store the data points in the baseline pre-storage area into the baseline data area after the peak data area is full, to form a second complete peak data together with the data points in the peak data area, and to clear the peak data circular buffer.

[0100] The nuclear pulse signal to be monitored includes detector output, pole-zero phase cancellation circuit output, program-controlled gain output and polarity selection output. The ADC data is sent to the FPGA complete peak data rough extraction and transmission unit after passing through the low-pass filter unit.

[0101] Example 2: The second complete peak data obtained based on Example 1 can be used in various subsequent waveform data processing tasks, such as digital filtering, pile-up identification, pile-up separation, triangular forming, trapezoidal forming, Gaussian forming, pole zero point adjustment, waveform monitoring, real-time generation of energy spectrum, waveform data storage and other functions.

[0102] The above description is only a preferred embodiment of the present invention and is not intended to limit the present invention. Any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention should be included in the protection scope of the present invention.

Claims

1. A complete peak extraction method for nuclear pulse signals, characterized in that: The steps include: S1, select a nuclear pulse signal to be monitored, convert it into a differential signal, and then convert it into ADC data. The ADC data is discrete data points arranged in time order; The nuclear pulse signal to be monitored includes a detector output, a pole-zero cancellation circuit output, a programmable gain output and a polarity selection output; S2, extracting the first complete peak data from the ADC data and caching it, including steps S21 to S23; S21, preset a circular buffer, the circular buffer including a baseline data buffer and a peak data buffer using circular buffering, preset a first threshold D T1 and a clock signal, each rising edge of the clock signal corresponding to a data point; S22, real-time monitoring of the clock signal, and when its rising edge comes, determine the value D of the corresponding data point in the ADC data at that moment c , if D c <D T1 , store the data point in the baseline data buffer. If D c ≥D T1 , and store the data point and subsequent data points in the peak data buffer in sequence; S23, when the circular buffer is full, extract the data points in the baseline data buffer according to the storage time, and form the first complete peak data with the data points in the peak data buffer, and transmit it to the host computer via Ethernet after being cached by asynchronous FIFO; S3, the host computer sets a peak data circular buffer, including a baseline pre-storage area, a baseline data area, and a peak data area; S4, the host computer sequentially obtains the first complete peak data and splices them into a complete peak data stream; S5, perform peak data trigger judgment on the complete peak data stream data point by data point to obtain a judgment value, where the current data point x i The judgment value y i According to the following formula: , Where N is the trigger detection length, x i+d 、x i+d+1 x i The dth and d+1th data points after, 0≤d≤N, T m 、T p They are the preset baseline default value and baseline deviation value respectively; S6, according to y i Processing x i ; If y i =-1, clear the baseline pre-storage area and skip the current data point x i , continue to read the next data point; If y i =0, and x i Store in the baseline pre-storage area; If y i =1, x i The subsequent data points are stored in the peak data area in sequence until the peak data area is full, and the last data point stored in the peak data area is marked as x end ; S7, storing the data points in the baseline pre-storage area into the baseline data area, forming a second complete peak data together with the data points in the peak data area, and clearing the peak data circular buffer; S8, convert the complete peak data stream into x end The next data point is used as the current data point, and steps S5 to S7 are repeated until the entire peak data stream is processed.

2. A complete peak extraction method for nuclear pulse signals according to claim 1, characterized in that: The size of the baseline pre-storage area and the baseline data area in the host computer are the same, less than or equal to the baseline data buffer area, and the size of the peak data area in the host computer is preset according to needs.

3. A complete peak extraction method for nuclear pulse signals according to claim 1, characterized in that: The data point is 12 bits, and in each buffer area, each data point occupies 16 bits.

4. A complete peak extraction method for nuclear pulse signals according to claim 1, characterized in that: The nuclear pulse signal to be monitored includes detector output, pole-zero cancellation circuit output, programmable gain output and polarity selection output.

5. A complete peak extraction system for nuclear pulse signals, characterized in that: It includes a signal input unit, an FPGA complete peak data rough extraction and transmission unit, and a complete peak data fine extraction unit; The input unit includes a gating module, a single-ended to differential circuit and an ADC, wherein the gating module is used to gating a nuclear pulse signal to be monitored, the single-ended to differential circuit is used to convert the gating nuclear pulse signal to be monitored into a differential signal, and the ADC is used to convert the differential signal into ADC data, and the ADC data is discrete data points arranged in time order; The FPGA complete peak data rough extraction and transmission unit includes a circular buffer, a preset module, a data circular extraction module, a first complete peak data generation module, and an asynchronous complete peak buffer and transmission module; The circular buffer includes a baseline data buffer and a peak data buffer using circular buffering; The preset module is used to preset the first threshold D T1 and a clock signal, each rising edge of the clock signal corresponding to a data point; The data cycle extraction module is used to monitor the clock signal in real time and determine the value D of the corresponding data point in the ADC data at the time of its rising edge. c , if D c <D T1 , store the data point in the baseline data buffer. If D c ≥D T1 , and store the data point and subsequent data points in the peak data buffer in sequence; The first complete peak data generating module is used to extract data points in the baseline data buffer according to the storage time when the circular buffer is full, and form the first complete peak data with the data points in the peak data buffer; The asynchronous complete peak buffering and transmission module buffers the first complete peak data in an asynchronous FIFO and then transmits it to the host computer via Ethernet; The complete peak data precise extraction unit includes a peak data circular buffer, a data stream splicing unit, a peak data trigger detection module, a peak data processing module, and a second complete peak data generation module; The peak data circular buffer includes a baseline pre-storage area, a baseline data area and a peak data area; The data stream splicing unit is used to splice the first complete peak data sequentially acquired by the host computer into a complete peak data stream; The peak data trigger detection module is used to perform peak data trigger judgment on the complete peak data stream data point by data point to obtain a judgment value, where the current data point x i The judgment value y i According to the following formula: , Where N is the trigger detection length, x i+d 、x i+d+1 x i The dth and d+1th data points after, 0≤d≤N, T m , T p They are the preset baseline default value and baseline deviation value respectively; The peak data processing module is used to i Processing x i ; If y i =-1, clear the baseline pre-storage area and skip the current data point x i , continue to read the next data point; If y i =0, and x i Store in the baseline pre-storage area; If y i =1, x i The subsequent data points are stored in the peak data area in sequence until the peak data area is full, and the last data point stored in the peak data area is marked as x end ; The second complete peak data generating module is used to store the data points in the baseline pre-storage area into the baseline data area after the peak data area is full, to form a second complete peak data together with the data points in the peak data area, and to clear the peak data circular buffer.

6. A complete peak extraction system for nuclear pulse signals according to claim 5, characterized in that: The nuclear pulse signal to be monitored includes a detector output, a pole-zero cancellation circuit output, a programmable gain output and a polarity selection output.

7. A complete peak extraction system for nuclear pulse signals according to claim 5, characterized in that: The ADC data is sent to the FPGA complete peak data rough extraction and transmission unit after passing through the low-pass filtering unit.

Citation Information

Patent Citations

  • Digital nuclide energy spectrum gathering system and gathering method thereof

    CN104614756A

  • FPGA-based nuclear pulse digital shaping sampling method

    CN112764082A