Timing anti-interference performance testing method and device and storage medium
By applying distributed timing anti-interference performance testing model and classified testing model on time-use equipment, multi-directional interference signals in complex environments are simulated, and the problem of difficulty in comprehensive testing in the existing technology is solved, and a comprehensive evaluation and improvement of the timing anti-interference performance of time-use equipment is achieved.
Patent Information
- Application Number
- CN202411636533.9
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2024-11-15
- Publication Date
- 2025-03-04
AI Technical Summary
The prior art is difficult to comprehensively test the timing anti-interference performance of time-using equipment in complex environments, especially under distributed multi-point synergistic strong interference conditions.
The pre-constructed distributed timing anti-interference performance test model is used to generate and transmit multi-directional timing anti-interference performance test signals. Through the combination of the multi-point collaborative timing solution loss-lock test model and the multi-point collaborative timing solution bias-induced test model, it simulates the multi-directional comprehensive interference signal in complex environments, and uses the timing anti-interference performance classification test model to test the timing anti-interference performance of the target time equipment.
It realizes a comprehensive test of the time-consuming equipment's time-consuming anti-interference performance in complex environments, and can simulate multi-directional and multi-type interference signals, improving the time-safe application capabilities of the time-consuming equipment.
Smart Images

Figure CN119561626A_ABST
Abstract
Description
Technical Field
[0001] The present application belongs to the field of signal processing technology, and specifically relates to a timing anti-interference performance testing method, device and storage medium. Background Art
[0002] Time is a basic element in all aspects of information acquisition, transmission, integration and application. Accurate and reliable acquisition of time information is a prerequisite for the stable operation of important national fields such as electricity, transportation, finance, communications and national defense. At the same time, time signals are susceptible to malicious interference, and the equipment cannot be timed stably or the timing results are deceived. Therefore, scientific and effective testing of the timing anti-interference performance of time-using equipment is a necessary link to improve the time security application capability of time-using equipment. At present, the test of the anti-interference performance of time-using equipment is mainly based on anti-suppression interference and anti-deception interference tests in fixed directions, and there is a lack of comprehensive tests and test methods that simulate multi-directional and multi-type interference in complex environments. Therefore, it is necessary to study the timing anti-interference performance test method under distributed multi-point collaborative strong interference conditions to provide necessary support for the anti-interference performance test of time-using equipment and the improvement of time security application capabilities. Summary of the invention
[0003] In response to the above technical problems, the present application proposes a timing anti-interference performance testing method, device and storage medium.
[0004] In a first aspect, the present application proposes a timing anti-interference performance testing method, comprising: Use the pre-built distributed timing anti-interference performance test model to generate and transmit multi-directional timing anti-interference performance test signals to the target timing equipment; A pre-built timing anti-interference performance classification test model is used to receive the solution results of the timing anti-interference performance test signal of the target timing device, and the timing anti-interference performance of the target timing device is tested according to the solution results.
[0005] Optionally, the distributed timing anti-interference performance test model is obtained by summing a multi-point collaborative timing solution loss-of-lock test model and a multi-point collaborative timing solution decoy test model.
[0006] Optionally, the timing anti-interference performance classification test model is obtained by summing a large ratio discriminant function and a small ratio discriminant function, and the large ratio discriminant function and the small ratio discriminant function are constructed by solving the timing anti-interference performance test signal.
[0007] Optionally, the constructing of a distributed timing anti-interference performance test model to generate and transmit a timing anti-interference performance test signal specifically includes: Use the pre-built multi-point coordinated timing solution loss-of-lock test model to generate the waiting timing solution loss-of-lock test signal; Use the pre-built multi-point coordinated timing solution decoy test model to generate the test signal to be timed solution decoy; The to-be-timed solution loss-of-lock test signal and the to-be-timed solution decoy test signal are combined into a timing anti-interference performance test signal.
[0008] Optionally, the testing the timing anti-interference performance of the target timing device according to the solution result includes: Count the cumulative duration of the timing solution of the timing anti-interference performance test signal; Statistical timing anti-interference performance test signal timing solution average clock error; By comparing the cumulative duration of the timing solution of the timing anti-interference performance test signal with the first time threshold, and comparing the average clock difference of the timing solution of the timing anti-interference performance test signal with the second time threshold, the timing anti-interference performance of the target time-using device is classified; The values of the timing anti-interference performance classification test model in different categories are determined to obtain the test results of the timing anti-interference performance of the target timing equipment.
[0009] In a second aspect, a timing anti-interference performance test device is proposed, which is used to implement the timing anti-interference performance test method described in any embodiment of the first aspect of the present application, including: A generation module, used to generate and transmit multi-directional timing anti-interference performance test signals to a target timing device using a pre-built distributed timing anti-interference performance test model; The test module is used to adopt a pre-built timing anti-interference performance classification test model, receive the solution results of the timing anti-interference performance test signal of the target timing device, and test the timing anti-interference performance of the target timing device according to the solution results.
[0010] Optionally, the generating module comprises: The first construction unit is used to construct a multi-point coordinated timing solution loss-of-lock test model and generate a to-be-timing solution loss-of-lock test signal; The second construction unit is used to construct a multi-point coordinated timing solution decoy test model to generate a to-be-timed timing solution decoy test signal; The transmitting unit is used to combine the to-be-timed solution loss-of-lock test signal and the to-be-timed solution decoy test signal into a timing anti-interference performance test signal.
[0011] In a third aspect, a computer storage medium is provided, on which a computer program is stored, and when the program is executed by a processor, any timing anti-interference performance test method in the first aspect is implemented.
[0012] In a fourth aspect, an electronic device is provided, comprising a memory, a processor, and a computer program stored in the memory and executable on the processor, wherein when the processor executes the computer program, the timing anti-interference performance testing method as described in any one of the first aspects is implemented.
[0013] In a fifth aspect, a computer program product is provided, comprising a computer program or instructions, which, when executed by a processor, implements any one of the timing anti-interference performance testing methods in the first aspect.
[0014] Beneficial effects: The present application provides a timing anti-interference performance test method, device and storage medium, and constructs a distributed timing anti-interference performance test model and a timing anti-interference performance classification test model for distributed multi-point coordinated strong interference situations in complex environments. By generating and transmitting timing anti-interference performance test signals, comprehensively simulating multi-directional random combination timing solution loss of lock interference signals and multi-directional random rotation timing solution decoy interference signals, and using the timing anti-interference performance classification test model to test the timing anti-interference performance of the target timing equipment, it provides a basis for improving the timing anti-interference performance and time security application capabilities of the target timing equipment. BRIEF DESCRIPTION OF THE DRAWINGS
[0015] Figure 1 A flow chart of a method for compensating for inherent delay of a surface according to an embodiment of the present application; Figure 2 A principle block diagram of a surface-inherent delay compensation device in an embodiment of the present application. DETAILED DESCRIPTION
[0016] The specific implementation of the present application is further described in detail below in conjunction with the drawings and examples.
[0017] The purpose of this application is to provide a timing anti-interference performance test method, device and storage medium, simulate the generation of multi-directional comprehensive timing interference signals in complex environments, and establish a timing anti-interference performance test model to provide a basis for improving the timing anti-interference performance and time security application capabilities of target timing equipment.
[0018] Embodiment 1 To achieve the above objectives, in a first aspect, this embodiment provides a timing anti-interference performance testing method, comprising the following steps: Step S1: using a pre-built distributed timing anti-interference performance test model to generate and transmit multi-directional timing anti-interference performance test signals to the target timing device; Specifically, the pre-built distributed timing anti-interference performance test model as follows: ……………… (1) in, To solve the loss-of-lock test model for multi-point coordinated timing, To solve the decoy test model for multi-point coordinated timing, The number of signal transmission points for distributed timing anti-interference performance test, is the independent variable of time, It is the timed anti-interference performance test cycle.
[0019] The process of building a distributed timing anti-interference performance test model includes the following steps: Step S1.1: construct a multi-point coordinated timing solution loss-of-lock test model to generate a timing solution loss-of-lock test signal; Specifically, a multi-point collaborative timing solution loss-of-lock test model is constructed as follows: ……… (2) in, is randomly from 1 to Select Number, The number of signal transmission points for distributed timing anti-interference performance test, is the number of selected timing anti-interference performance test signal emission points, To resolve the unlocked test signal for high power timing, is the independent variable of time, Calculate the center frequency of the unlocked test signal for high power timing, Calculate the bandwidth of the unlock test signal for high power timing resolution, Calculate the superposition strength of the unlocked test signal for high-power timing resolution. is the average strength of the real timing signal received by the target timing device, Calculate the transmission sequence of the unlock test signal for high power timing resolution: Calculate the number of transmissions of the unlock test signal for high-power timing resolution, Calculate the transmission interval of the unlock test signal for high-power timing; According to the multi-point coordinated timing solution loss-of-lock test model, a timing solution loss-of-lock test signal with a random combination of multiple directions can be generated.
[0020] Step S1.2: construct a multi-point coordinated timing solution decoy test model to generate a to-be-tied timing solution decoy test signal; Constructed multi-point coordinated timing solution decoy test model as follows: ……… (3) in, is randomly from 1 to Select 1 number from The number of signal transmission points for distributed timing anti-interference performance test, To solve the decoy test signal for high similarity timing, is the independent variable of time, Decoy rate for high similarity timing solution decoy test signal, To solve the superposition strength of the decoy test signal for high similarity timing, is the average strength of the real timing signal received by the target timing device, To solve the transmission sequence of the decoy test signal for high similarity timing, To solve the decoy test signal transmission times for high similarity timing, Calculate the transmission interval of the decoy test signal for high similarity timing; According to the multi-point coordinated timing solution decoy test model, a timing solution decoy test signal with random rotation in multiple directions can be generated.
[0021] In summary, according to the distributed timing anti-interference performance test model, timing anti-interference performance test signals from multiple directions can be generated.
[0022] Step S2: using a pre-built timing anti-interference performance classification test model, receiving the solution result of the target timing device to the timing anti-interference performance test signal, and testing the timing anti-interference performance of the target timing device according to the solution result.
[0023] Among them, the timing anti-interference performance classification test model is obtained by summing the large ratio discriminant function and the small ratio discriminant function, and the large ratio discriminant function and the small ratio discriminant function are constructed by the solution results of the timing anti-interference performance test signal, and the solution results of the timing anti-interference performance test signal include: the cumulative duration of the timing solution of the timing anti-interference performance test signal and the average clock difference of the timing solution of the timing anti-interference performance test signal. Specifically: the cumulative duration of the timing solution of the timing anti-interference performance test signal is compared with the first time threshold to form a large discriminant function, and the average clock difference of the timing solution of the timing anti-interference performance test signal is compared with the second time threshold to form a small ratio discriminant function. The sum of the large ratio discriminant function and the small ratio discriminant function is used to classify the timing anti-interference performance of the target timing equipment to obtain the test result of the timing anti-interference performance of the target timing equipment.
[0024] Constructing a classification test model for timing anti-interference performance , the calculation formula is as follows: ……… (4) in, is the ratio discriminant function, is the cumulative duration of the timing solution, To time the anti-interference performance test cycle, To calculate the lock-out judgment threshold (i.e. the first time threshold) in a timely manner, is the smaller discriminant function, is the average clock error of the timing solution, To calculate the decoy discrimination threshold (i.e. the second time threshold) in a timely manner.
[0025] in, satisfy: …………………… (5) satisfy: …………………… (6) According to the timing anti-interference performance classification test model, the timing anti-interference performance of the target timing equipment can be tested and classified.
[0026] In order to describe the specific process of the embodiment in more detail, an example is listed as follows: First, a timing anti-interference performance test signal is generated and transmitted according to a distributed timing anti-interference performance test model, specifically: =7, indicating that the number of emission points for the distributed timing anti-interference performance test signal is 7 and is evenly distributed around the target timing device; =10min, indicating that the test period of timing anti-interference performance is 10min; =4, indicating that the number of selected timing anti-interference performance test signal emission points is 4; =1575.42MHz, indicating that the center frequency of the high-power timing solution unlock test signal is 1575.42MHz; =20MHz, indicating that the bandwidth of the high-power timing solution unlock test signal is 20MHz; , represents the high-power timing solution unlock test signal, using a pulse signal with a center frequency of 1575.42MHz and a bandwidth of 20MHz; =75dB, indicating that the superposition strength of the high-power timing solution unlock test signal is 75dB; , represents the average strength of the real timing signal received by the target timing device, measured by the spectrum analyzer; =5, indicating that the number of transmissions of the high-power timing solution unlock test signal is 5; =1min, indicating that the transmission interval of the high-power timing solution unlock test signal is 1min; , represents the high similarity timing solution decoy test signal, which uses the same signal structure as the real timing signal received by the target timing device; =20ns / s, indicating that the decoy rate of the high similarity timing solution decoy test signal is 20ns / s; =10dB, indicating that the superposition strength of the high similarity timing solution decoy test signal is 10dB; =20, indicating that the number of transmissions of the high similarity timing solution decoy test signal is 20; =30s, indicating that the transmission interval of the high similarity timing solution decoy test signal is 30s.
[0027] According to the distributed timing anti-interference performance test model and the above parameters, a timing anti-interference performance test signal is generated and transmitted, that is, the timing anti-interference performance test cycle is 10 minutes; within the first 5 minutes, a timing solution loss test signal with a random combination of 4 directions is generated and transmitted at intervals of 1 minute; within the next 5 minutes, a timing solution decoy test signal with a random rotation in one direction is generated and transmitted at intervals of 30 seconds.
[0028] Then, the timing anti-interference performance of the target timing equipment is tested and classified according to the timing anti-interference performance classification test model, specifically: , represents the cumulative duration of the timing solution, which is measured by monitoring the timing solution results of the target time-consuming device; =90%, indicating that the timing solution loss of lock judgment threshold is 90%; , represents the average clock error of the timing solution, which is measured by comparing the timing solution result of the target timing device with the standard clock source; =100ns, indicating that the timing solution bias discrimination threshold is 100ns.
[0029] Calculation based on the timing anti-interference performance classification test model The value of the target timing device can be obtained by: when and hour, , the timing anti-interference performance of the test target equipment is good; when or hour, , the timing anti-interference performance of the test target time device is general; when and hour, , the timing anti-interference performance of the test target equipment is poor.
[0030] This application proposes a timing anti-interference performance test method, and constructs a distributed timing anti-interference performance test model and a timing anti-interference performance classification test model for distributed multi-point coordinated strong interference situations in complex environments. By generating and transmitting timing anti-interference performance test signals, comprehensively simulating multi-directional random combination timing solution loss of lock interference signals and multi-directional random rotation timing solution decoy interference signals, and using the timing anti-interference performance classification test model to test the timing anti-interference performance of the target timing equipment, it provides a basis for improving the timing anti-interference performance and time security application capabilities of the target timing equipment.
[0031] Embodiment 2 This embodiment proposes a timing anti-interference performance test device, which is implemented by using the timing anti-interference performance test method described in the first embodiment. Figure 2 As shown, including: A generation module, used to generate and transmit multi-directional timing anti-interference performance test signals to a target timing device using a pre-built distributed timing anti-interference performance test model; The test module is used to adopt a pre-built timing anti-interference performance classification test model, receive the solution results of the timing anti-interference performance test signal of the target timing device, and test the timing anti-interference performance of the target timing device according to the solution results.
[0032] In a feasible implementation manner, the generating module includes: The first construction unit is used to construct a multi-point coordinated timing solution loss-of-lock test model and generate a to-be-timing solution loss-of-lock test signal; The second construction unit is used to construct a multi-point coordinated timing solution decoy test model to generate a to-be-timed timing solution decoy test signal; The transmitting unit is used to combine the to-be-timed solution loss-of-lock test signal and the to-be-timed solution decoy test signal into a timing anti-interference performance test signal.
[0033] The timing anti-interference performance testing device provided in this embodiment is realized by the timing anti-interference performance testing method provided in Embodiment 1, and has the same technical features as the timing anti-interference performance testing method provided in Embodiment 1, so it can also solve the same technical problems and achieve the same technical effects.
[0034] Embodiment 3 This embodiment provides a computer storage medium on which a computer program is stored. When the program is executed by a processor, any one of the timing anti-interference performance testing methods in the first embodiment is implemented.
[0035] Those skilled in the art will appreciate that the embodiments of the present application may be provided as methods, systems, or computer program products. Therefore, the present application may adopt the form of a complete hardware embodiment, a complete software embodiment, or an embodiment combining software and hardware. Moreover, the present application may adopt the form of a computer program product implemented on one or more computer-usable storage media (including but not limited to disk storage, CD-ROM, optical storage, etc.) containing computer-usable program codes.
[0036] Therefore, the present application also proposes a computer-readable storage medium on which a computer program is stored, and when the program is executed by a processor, the method described in any embodiment of the present application is implemented. The computer-readable storage medium can be configured in any device of the present application.
[0037] Embodiment 4 This embodiment provides an electronic device, including a memory, a processor, and a computer program stored in the memory and executable on the processor, wherein when the processor executes the computer program, a timing anti-interference performance test method as described in any one of the embodiments 1 is implemented. The method is included in the above functional descriptions and will not be repeated here.
[0038] For example, it includes: one or more processors; a storage device for storing one or more programs, when the one or more programs are executed by the one or more processors, the one or more processors implement the method provided in the embodiment of the present application. The method is included in the above functional descriptions and will not be repeated here.
[0039] The electronic device also includes an input device and an output device; the processor, storage device, input device and output device in the electronic device can be connected via a bus or other means.
[0040] As a computer-readable storage medium, the storage device can be used to store software programs, computer executable programs and module units, such as program instructions corresponding to the method in the embodiment of the present application. The storage device may mainly include a storage program area and a storage data area, wherein the storage program area may store an operating system, at least one application required for a function; the storage data area may store data created according to the use of the terminal, etc. In addition, the storage device may include a high-speed random access memory, and may also include a non-volatile memory, such as at least one disk storage device, a flash memory device, or other non-volatile solid-state storage device. In some instances, the storage device may further include a memory remotely arranged relative to the processor, and these remote memories may be connected via a network. Examples of the above-mentioned network include, but are not limited to, the Internet, an intranet, a local area network, a mobile communication network and a combination thereof. The various embodiments in the present application are described in a progressive manner, and the same and similar parts between the various embodiments can be referred to each other, and each embodiment focuses on the differences from other embodiments.
[0041] Embodiment 5 This embodiment provides a computer program product, including a computer program or instructions, which, when executed by a processor, implements any one of the timing anti-interference performance testing methods in the first aspect.
[0042] Based on such understanding, the technical solution of the present application, or the part that contributes to the prior art, or the part of the technical solution, can be embodied in the form of a computer program product.
[0043] The various embodiments in the present application are described in a progressive manner, and the same or similar parts between the various embodiments can be referenced to each other, and each embodiment focuses on the differences from other embodiments.
[0044] The protection scope of the present application is not limited to the above-mentioned embodiments. Obviously, those skilled in the art can make various changes and modifications to the present disclosure without departing from the scope and spirit of the present disclosure. If these changes and modifications fall within the scope of the claims of the present disclosure and their equivalents, the intention of the present disclosure also includes these changes and modifications.
Claims
1. A timing anti-interference performance test method, characterized in that: include: Use the pre-built distributed timing anti-interference performance test model to generate and transmit multi-directional timing anti-interference performance test signals to the target timing equipment; A pre-built timing anti-interference performance classification test model is used to receive the solution results of the timing anti-interference performance test signal of the target timing device, and the timing anti-interference performance of the target timing device is tested according to the solution results.
2. The timing anti-interference performance testing method according to claim 1, characterized in that: The distributed timing anti-interference performance test model is obtained by summing a multi-point collaborative timing solution loss-of-lock test model and a multi-point collaborative timing solution decoy test model.
3. The timing anti-interference performance testing method according to claim 1, characterized in that: The timing anti-interference performance classification test model is obtained by summing a large ratio discriminant function and a small ratio discriminant function, and the large ratio discriminant function and the small ratio discriminant function are constructed by solving the timing anti-interference performance test signal.
4. The timing anti-interference performance testing method according to claim 1, characterized in that: The step of constructing a distributed timing anti-interference performance test model and generating and transmitting a timing anti-interference performance test signal specifically includes: Use the pre-built multi-point coordinated timing solution loss-of-lock test model to generate the waiting timing solution loss-of-lock test signal; Use the pre-built multi-point coordinated timing solution decoy test model to generate the test signal to be timed solution decoy; The to-be-timed solution loss-of-lock test signal and the to-be-timed solution decoy test signal are combined into a timing anti-interference performance test signal.
5. The timing anti-interference performance testing method according to claim 1, characterized in that: The testing of the timing anti-interference performance of the target timing device according to the solution result includes: Count the cumulative duration of the timing solution of the timing anti-interference performance test signal; Statistical timing anti-interference performance test signal timing solution average clock error; By comparing the cumulative duration of the timing solution of the timing anti-interference performance test signal with the first time threshold, and comparing the average clock difference of the timing solution of the timing anti-interference performance test signal with the second time threshold, the timing anti-interference performance of the target time-using device is classified; The values of the timing anti-interference performance classification test model in different categories are determined to obtain the test results of the timing anti-interference performance of the target timing equipment.
6. A timing anti-interference performance test device, used to implement the timing anti-interference performance test method according to any one of claims 1 to 5, characterized in that: include: A generation module, used to generate and transmit multi-directional timing anti-interference performance test signals to a target timing device using a pre-built distributed timing anti-interference performance test model; The test module is used to adopt a pre-built timing anti-interference performance classification test model, receive the solution results of the timing anti-interference performance test signal of the target timing device, and test the timing anti-interference performance of the target timing device according to the solution results.
7. The timing anti-interference performance test device according to claim 6, characterized in that: The generating module comprises: The first construction unit is used to construct a multi-point coordinated timing solution loss-of-lock test model and generate a to-be-timing solution loss-of-lock test signal; The second construction unit is used to construct a multi-point coordinated timing solution decoy test model to generate a to-be-timed timing solution decoy test signal; The transmitting unit is used to combine the to-be-timed solution loss-of-lock test signal and the to-be-timed solution decoy test signal into a timing anti-interference performance test signal.
8. A computer storage medium having a computer program stored thereon, characterized in that: When the program is executed by a processor, the timing anti-interference performance testing method described in any one of claims 1 to 5 is implemented.
9. An electronic device, characterized in that: The invention comprises a memory, a processor and a computer program stored in the memory and executable on the processor, wherein the processor implements the timing anti-interference performance testing method as claimed in any one of claims 1 to 5 when executing the computer program.
10. A computer program product comprising a computer program or instructions, characterized in that When the computer program or instruction is executed by a processor, the timing anti-interference performance testing method described in any one of claims 1 to 5 is implemented.