A method for adjustable integrated circuits oriented towards code separation
By reversing the highest position of the trimming code to obtain the applied trimming code, a smooth and continuous linear curve relationship is reconstructed, solving the problem of low trimming efficiency in the existing technology, realizing a more efficient trimming process, improving chip yield and reducing production costs.
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2025-01-22
- Publication Date
- 2026-03-10
AI Technical Summary
Existing methods based on digital modifier codes suffer from complex code-finding logic and low modifier efficiency.
By using the mapping relationship between the tuning code and the tuning parameters, the highest position of the tuning code is reversed to obtain the applied tuning code, and the mapping relationship between the applied tuning code and the tuning parameters is reconstructed to present a smooth and continuous linear curve. The tuning process is optimized by using hardware or software implementation.
It significantly reduces the logical complexity of the tuning process, reduces uncertainty and computational load across intervals, improves tuning efficiency, increases chip yield, and reduces production costs.
Smart Images

Figure CN120034172B_ABST
Abstract
Description
TECHNICAL FIELD
[0001] The present application relates to the field of integrated circuit trimming technology, and in particular to an integrated circuit trimming method for trimming code separation. BACKGROUND
[0002] With the wide application of integrated circuits (IC) in various intelligent devices, the increasing complexity of functions and performance requirements of ICs pose higher challenges to chip manufacturing processes and quality assurance. In the chip production process, due to process fluctuations and device parameter differences, many key parameters of the chips will deviate from the design target, directly affecting the stability and reliability of product performance. Therefore, trimming technology has become a key means to improve chip yield and performance.
[0003] Existing trimming methods mainly include laser trimming, fuse trimming, Zener diode trimming, and trimming based on digital trimming code. Among them, laser trimming has high precision, but the operation is complex and the cost is high; fuse trimming has low cost and simple structure, but its one-time programming feature limits the ability of multiple debugging; Zener diode trimming is usually applied to specific scenarios, but has high design complexity and is difficult to meet general requirements. In contrast, the method based on digital trimming code gradually becomes the mainstream due to its flexibility and repeatability. To ensure that certain parameters of the chip meet the requirements of the product specification, trimming circuits are added when designing the chip, as shown in Figure 1 The trimming circuit adjusts the circuit parameters through circuit components such as resistors, capacitors, switches, etc. The multiplexer MUX is used to control the selection of signals, and by switching different signal paths, the trimming process is controlled. The SRAM is used to store temporary trimming parameters or intermediate state information, which can be read and written multiple times. The OTP is used to store fixed trimming codes, and the storage content cannot be changed after writing, so that the trimming value of the chip will not be lost due to power failure or other factors after trimming. The EEPROM is used to store temporary data. The trimming signal Trim Signal inputs the MUX to implement trimming of different parts of the chip. The control signal Control is used to adjust the working state of the memory unit and coordinate various tasks in the trimming process to ensure that the trimming operation follows the predetermined process. When a bit of the trimming code is 1, the switch K1 is closed, and at this time the resistor R1 is short-circuited. When a bit of the trimming code is 0, the switch K1 is open, and thus it is determined whether the resistor R1 is connected to the circuit. By controlling the access state of the resistor in the trimming circuit through the digital trimming code, the corresponding parameters of the circuit are changed, thereby achieving efficient trimming of the chip.
[0004] The existing calibration technology based on digital trimming code also faces challenges. The mapping relationship between the trimming code and the chip parameters usually exhibits a segmented and discontinuous linear relationship, as shown in Figure 2As shown, taking temperature as an example of the to-be-adjusted parameter, the abscissa represents the adjustment code, and the ordinate represents the adjustment value of the temperature. In the interval from 00000000 to 011111111 of the adjustment code, the adjustment value decreases from 24.0000 to 16.0000, and in the interval from 10000000 to 11111111 of the adjustment code, the adjustment value decreases from 32.0000 to 24.0625. The segmented characteristics between the adjustment value and the adjustment code increase the complexity of the code searching logic, especially when processing the segmented curve, additional logic judgment is required to cross different segments, which prolongs the time of testing and calibration, resulting in low adjustment efficiency. SUMMARY
[0005] The technical problem to be solved by the present application is how to solve the problems of complex code searching logic and low adjustment efficiency in the prior art method based on digital adjustment code.
[0006] The present application solves the above technical problems by the following technical scheme: an integrated circuit adjustment method oriented to adjustment code separation, the method comprising: calculating an adjustment code based on initial and target values of a to-be-adjusted parameter, establishing a mapping relationship between the adjustment code and the to-be-adjusted parameter, inversely obtaining an application adjustment code from the highest position of the adjustment code based on the mapping relationship between the adjustment code and the to-be-adjusted parameter, obtaining a mapping relationship between the application adjustment code and the to-be-adjusted parameter, and adjusting an integrated circuit chip based on the mapping relationship between the application adjustment code and the to-be-adjusted parameter.
[0007] The present application inversely obtains an application adjustment code from the highest position of the adjustment code based on the mapping relationship between the adjustment code and the to-be-adjusted parameter, reconstructs a mapping relationship between the application adjustment code and the to-be-adjusted parameter, presents the originally segmented adjustment code and the to-be-adjusted parameter as a smooth and continuous linear curve relationship, significantly reduces the logic complexity in the adjustment process, reduces the uncertainty and calculation amount across the interval, avoids the redundant judgment process, greatly improves the adjustment efficiency, and helps to improve the chip yield and reduce the production cost.
[0008] Preferably, the mapping relationship between the adjustment code and the to-be-adjusted parameter is a segmented linear relationship, and the adjustment code and the application adjustment code are in a logical operation relationship.
[0009] Preferably, the mapping relationship between the application adjustment code and the to-be-adjusted parameter is a continuous curve.
[0010] Preferably, the way of inversely obtaining the application adjustment code from the highest position of the adjustment code adopts adding an inverter between the highest bit of the output end of the multiplexer and the switch.
[0011] Preferably, inverters are added between the highest bit of the output end of the multiplexer and the switch in the low bit interval and the high bit interval of the adjustment code.
[0012] Preferably, one end of the inverter is connected to the highest bit output end of the first multiplexer, the other end of the inverter is connected to the object to be trimmed, the trimming code is respectively input into the first multiplexer and the second multiplexer, and the output end of the second multiplexer and the input end of the first multiplexer are respectively connected with a memory and a register, and the register is connected to a read-only memory.
[0013] Preferably, the mode of obtaining the application trimming code by inverting the highest bit of the trimming code is realized in a programming mode, and the logic value of the highest bit of the trimming code in the low bit interval is set to 1, and the logic value of the highest bit of the trimming code in the high bit interval is set to 0.
[0014] Preferably, the process of trimming the integrated circuit chip based on the mapping relationship between the application trimming code and the trimming parameter includes: finding the corresponding application trimming code in the mapping relationship between the application trimming code and the trimming parameter according to the trimming parameter to be trimmed, trimming the chip with the application trimming code, measuring the performance parameter after trimming, adjusting the application trimming code according to the deviation of the performance parameter and the target value, and obtaining the optimal application trimming code after multiple iterations, and trimming the chip with the optimal application trimming code.
[0015] Preferably, the trimming parameter to be trimmed is temperature or current or reference voltage or frequency.
[0016] Preferably, when the trimming parameter to be trimmed is temperature, the corresponding relationship among the trimming code, the application trimming code and the trimming parameter is that: in the interval of the trimming code from 00000000 to 011111111, the trimming parameter decreases from 24.0000 to 16.0000, the interval of the corresponding application trimming code is from 10000000 to 11111111, in the interval of the trimming code from 10000000 to 11111111, the trimming parameter decreases from 32.0000 to 24.0625, and the interval of the corresponding application trimming code is from 00000000 to 01111111.
[0017] The application provides the following advantages:
[0018] (1) The application obtains the application trimming code by inverting the highest bit of the trimming code based on the mapping relationship between the trimming code and the trimming parameter, reconstructs the mapping relationship between the application trimming code and the trimming parameter, presents the originally segmented trimming parameter and trimming code as a smooth and continuous linear curve relationship, significantly reduces the logic complexity in the trimming process, reduces the uncertainty and calculation amount of cross-interval, avoids the redundant judgment process, greatly improves the trimming efficiency, and helps to improve the chip yield and reduce the production cost.
[0019] (2) The highest position of the trimming code is reversed to obtain the application trimming code. The mode of the application trimming code can be realized by hardware or software. When realized by hardware, only an inverter is added. The hardware circuit is more stable and more anti-interference, can accelerate the data processing speed in the trimming process, can provide higher parallel processing capability, reduces the data reading and calculation time, thereby accelerating the trimming process. Hardware optimization can also reduce the influence of software errors or external interference on the trimming process; when realized by software, the flexibility is high, and different application scenarios can be adapted. In the subsequent, the software can be further optimized by updating. BRIEF DESCRIPTION OF DRAWINGS
[0020] Figure 1 is a schematic diagram of the trimming circuit in the prior art;
[0021] Figure 2 is a schematic diagram of the segment characteristics between the trimming parameters and the trimming code in the prior method based on the digital trimming code;
[0022] Figure 3 is a schematic diagram of the mapping relationship between the trimming parameters and the application trimming code in the integrated circuit trimming method provided by the embodiment of the application;
[0023] Figure 4 is a circuit diagram of the highest position of the trimming code being reversed in the integrated circuit trimming method provided by the embodiment of the application. DETAILED DESCRIPTION
[0024] To make the objectives, technical solutions and advantages of the present application clearer, the technical solutions of the present application are described below in detail with reference to the embodiments and the accompanying drawings. Obviously, the described embodiments are only a part of the embodiments of the present application, but not all the embodiments. Based on the embodiments in the present application, all the other embodiments obtained by those skilled in the art without creative labor fall within the protection scope of the present application.
[0025] The embodiment provides an integrated circuit trimming method for trimming code separation, which comprises the following steps: calculating a trimming code based on initial values and target values of to-be-trimmed parameters, establishing a mapping relationship between the trimming code and the trimming parameters, reversing the highest position of the trimming code to obtain an application trimming code based on the mapping relationship between the trimming code and the trimming parameters, obtaining a mapping relationship between the application trimming code and the trimming parameters, and trimming an integrated circuit chip based on the mapping relationship between the application trimming code and the trimming parameters.
[0026] The mapping relationship between the trimming code and the trimming parameters is a segmented linear relationship, and the relationship between the trimming code and the application trimming code is a logical operation relationship. The mapping relationship between the application trimming code and the trimming parameters is a continuous curve.
[0027] The to-be-adjusted parameter is temperature, current, reference voltage or frequency. Based on a large amount of data, it can be found that there is a good linear relationship between the to-be-adjusted parameter and the adjustment code under the condition that the step is the same. Among the to-be-adjusted parameters, temperature affects the performance and reliability of the chip, and the change of temperature will affect the threshold voltage, mobility and device parameters such as resistance and capacitance of the transistor, and then cause the change of circuit gain, linearity and noise performance. Herein, the to-be-adjusted parameter is temperature, and the method of the application is described in detail.
[0028] Based on the specific relationship between the to-be-adjusted parameter and the adjustment code, Table 1 shows the segmented characteristics between the to-be-adjusted parameter (temperature) and the adjustment code: in the interval from 00000000 to 011111111 of the adjustment code, the adjustment value decreases from 24.0000 to 16.0000, and in the interval from 10000000 to 11111111 of the adjustment code, the adjustment value decreases from 32.0000 to 24.0625.
[0029] Table 1 Relationship between to-be-adjusted parameter (temperature) and adjustment code
[0030] Trim code Trim parameter 00000000 24.0000 00000001 23.9375 00000010 23.8750 ... ... 01111111 16.0000 10000000 32.0000 10000001 31.9375 10000010 31.8750 ... ... 11111111 24.0625
[0031] Referring to Figure 1 In order to find the optimal adjustment code, it is necessary to perform iteration to find the code. In the segmented curve, each adjustment may need to be adjusted between multiple segments, and different adjustment codes may need to be tried multiple times. Each attempt needs to test a new intermediate adjustment code to check whether the target value is approached, until the optimal adjustment code is found. The process of continuously adjusting before multiple segments increases the unnecessary adjustment times. In addition, when the value of the adjustment code transitions from one interval to another, it will bring uncertainty across the interval, that is, the adjustment result (such as temperature, power, etc.) may appear mutation or inconsistency. This situation needs additional judgment and calculation to ensure the correctness of the adjustment process, which greatly increases the complexity of the adjustment and reduces the adjustment efficiency.
[0032] In order to solve the above problems, based on the mapping relationship between the adjustment code and the to-be-adjusted parameter, the highest position of the adjustment code is reversed to obtain the application adjustment code, and the mapping relationship between the application adjustment code and the to-be-adjusted parameter is obtained. The originally segmented to-be-adjusted parameter and the adjustment code are presented as a smooth and continuous linear curve relationship, so that the logical complexity in the adjustment process is significantly reduced, the adjustment efficiency is greatly improved, which helps to improve the chip yield and reduce the production cost. The to-be-adjusted parameter is temperature, current, reference voltage or frequency.
[0033] The method of inverting the highest bit of the modifier code to obtain the applied modifier code can be implemented in hardware or software. When implemented in hardware, an inverter is added between the highest bit of the multiplexer output and the switch; specifically, inverters are added between the highest bit of the multiplexer output and the switch for both the low-order and high-order intervals of the modifier code. When implemented in software, the logic value of the highest bit of the low-order interval modifier code is set to 1, and the logic value of the highest bit of the high-order interval modifier code is set to 0, through software programming.
[0034] Taking temperature as an example, the above two implementation methods will be introduced:
[0035] Hardware implementation methods: such as Figure 4 As shown, in Figure 1 The trimming circuit shown incorporates an inverter. One end of the inverter is connected to the most significant bit output of the first multiplexer, and the other end is connected to the object to be trimmed. The trimming code is input to both the first and second multiplexers. A memory and a register are connected between the output of the second multiplexer and the input of the first multiplexer, respectively. The register is connected to a read-only memory. The inverter performs a logical inversion on the most significant bit of the calculated trimming code. The most significant bit is flipped in the low-order interval (00000000) to 01111111, and vice versa. Hardware optimization can significantly accelerate data processing during the trimming process, providing higher parallel processing capabilities and reducing data read and calculation time, thus speeding up the trimming process. Hardware optimization can also reduce the impact of software errors or external interference on the trimming process. For example, hardware circuits are generally more stable and resistant to interference than software implementations, thus ensuring accuracy and consistency during the trimming process.
[0036] Software implementation method:
[0037] Based on software programming, without relying on hardware modifications, the highest bit of the trimming code is calculated through dynamic software control, resulting in a logically smooth transition of the trimming curve. The specific implementation is as follows:
[0038] In the lower bit range of the adjustment parameter (temperature) (calculated adjustment code from 00000000 to 01111111), the highest bit's logic value is set to 1 via programming. When the calculated adjustment code enters the higher bit range (10000000 to 11111111), the highest bit's logic value is set to 0 via programming, thus connecting the adjustment parameter change in this range with the curve in the lower bit range, forming a continuous curve. The program can directly invert the highest bit of the input adjustment code using an XOR operation.
[0039] trim_code^=(1<<7);
[0040] #include<stdint.h>#include<stdio.h>
[0041] / / Function: Toggle the highest bit (8th bit) of the trim code uint8_t toggle_highest_bit(uint8_t trim_code){
[0042] / / Toggle the highest bit (8th bit) using XOR operation trim_code^=(1<<7);
[0043] return trim_code;
[0044] }
[0045] int main()
[0046] {
[0047] uint8_t trim_code=0b00000000; / / Assume the input trim code
[0048] uint8_t modified_trim_code;modified_trim_code=toggle_highest_bit(trim_code);
[0049] / / Print the results
[0050] printf("Original Trim Code:%02X\n",trim_code); / / Original trim code
[0051] printf("Modified Trim Code:%02X\n",modified_trim_code); / / Toggle the trim code return 0;
[0052] }
[0053] By controlling the register through software, the continuity of the trim parameter (temperature) is achieved, avoiding the design complexity brought by hardware changes, and having high flexibility to adapt to different application scenarios. In the future, it can be further optimized by updating the software.
[0054] By toggling the highest bit of the trim code, the corresponding relationship between the trim code, the application trim code, and the trim parameter is shown in Table 2. By reconstructing the mapping relationship, the originally segmented curve can be merged into a continuous curve. After toggling, the two non-continuous and decreasing curves of the trim parameter (temperature) and the trim code can be merged into a continuous and smooth decreasing curve, as shown in Figure 3The reconstruction of the logical path can reduce the uncertainty and calculation amount across the intervals, avoid redundant judgment process, and finally reduce the number of trimming and trimming time, and improve the efficiency of trimming.
[0055] Table 2: Correspondence between trimming code, application trimming code and trimming parameter
[0056] Trim code Apply trim code Trim parameter 00000000 10000000 24.0000 00000001 10000001 23.9375 00000010 10000010 23.8750 ... ... ... 01111111 11111111 16.0000 10000000 00000000 32.0000 10000001 00000001 31.9375 10000010 00000010 31.8750 ... ... ... 11111111 01111111 24.0625
[0057] According to the mapping relationship between the application trimming code and the trimming parameter, the corresponding application trimming code of the to-be-trimmed parameter is found, the chip is trimmed by using the application trimming code, and the performance parameter after trimming is measured. The application trimming code is adjusted according to the deviation of the performance parameter and the target value, and the optimal application trimming code is obtained after multiple iterations. The chip is trimmed by using the optimal application trimming code. The present application uses two algorithms (curve fitting and interpolation optimization algorithm) for experiments, and the experimental results are shown in Tables 3 and 4. Wherein Target is the target value of the to-be-tested chip, Initial is the initial value of the to-be-trimmed parameter of the to-be-tested chip, T1 in Table 3 is the code searching time before optimization of the mapping relationship using the curve fitting algorithm, T2 is the code searching time after optimization of the mapping relationship using the curve fitting algorithm, T1 in Table 4 is the code searching time before optimization of the mapping relationship using the interpolation optimization algorithm, T2 is the code searching time after optimization of the mapping relationship using the interpolation optimization algorithm, and Red (%) is the percentage of time reduction after optimization compared with before optimization. Under the two algorithms, the trimming time is reduced by an average of 44.97% and 40.00% respectively, which fully verifies the efficiency and feasibility of the method of the present application.
[0058] Table 3: Comparison of time before and after curve optimization under curve fitting algorithm
[0059]
[0060]
[0061] Table 4: Comparison of time before and after curve optimization under interpolation optimization algorithm
[0062] Target Initial T1 (us) T2 (us) Red (%) 23.852 27.063 7.000 2.600 64.29 24.055 28.188 5.300 2.200 48.84 24.156 27.250 3.500 2.100 47.22 24.227 27.063 3.700 2.100 52.38 24.266 27.813 2.700 2.000 27.59 24.234 27.125 9.300 6.400 48.39 24.312 28.375 6.200 2.800 55.56 24.484 26.938 10.300 6.500 42.39 24.156 27.250 7.100 3.600 40.21 24.844 27.813 10.000 6.200 38.00
[0063] The above examples are only used to illustrate the technical solutions of the present application, but not to limit it; although the present application has been described in detail with reference to the foregoing examples, those skilled in the art should understand that they can modify the technical solutions recorded in the foregoing examples, or make equivalent replacement for part of the technical features; and these modifications or replacements do not make the essence of the corresponding technical solutions deviate from the spirit and scope of the technical solutions of the embodiments of the present application.
Claims
1. A method for trimmable integrated circuits oriented to trim code separation, characterized by: The methods include: The tuning code is calculated based on the initial and target values of the parameters to be tuned, and a mapping relationship between the tuning code and the tuning parameters is established. Based on the mapping relationship between the tuning code and the tuning parameters, the highest position of the tuning code is reversed to obtain the applied tuning code, and the mapping relationship between the applied tuning code and the tuning parameters is obtained. The mapping relationship between the applied tuning code and the tuning parameters is a continuous curve. The integrated circuit chip is tuned based on the mapping relationship between the applied tuning code and the tuning parameters.
2. The trimmable integrated circuit method of claim 1, wherein: The mapping relationship between the modifier code and the modifier parameter is a segmented linear relationship, and the relationship between the modifier code and the applied modifier code is a logical operation relationship.
3. The trimmable integrated circuit method of claim 1, wherein: The method of inverting the highest position of the modifier code to obtain the applied modifier code involves adding an inverter between the highest bit of the multiplexer output and the switch.
4. The trimmable integrated circuit method of claim 3, wherein: Inverters are added between the highest bit of the output of the multiplexer in the low-order and high-order intervals of the code adjustment and the switch, respectively.
5. The trimmable integrated circuit method of claim 4, wherein: One end of the inverter is connected to the highest bit output of the first multiplexer, and the other end of the inverter is connected to the object to be adjusted. The adjustment code is input into the first multiplexer and the second multiplexer respectively. A memory and a register are connected between the output of the second multiplexer and the input of the first multiplexer respectively. The register is connected to the read-only memory.
6. The trimmable integrated circuit method of claim 1, wherein: The method of reversing the highest position of the modifier code to obtain the applied modifier code is implemented by programming. The logic value of the highest bit of the modifier code in the low bit range is set to 1, and the logic value of the highest bit of the modifier code in the high bit range is set to 0.
7. The trimmable integrated circuit method of claim 1, wherein: The process of adjusting an integrated circuit chip based on the mapping relationship between the application adjustment code and the adjustment parameter includes: finding the corresponding application adjustment code in the mapping relationship between the application adjustment code and the adjustment parameter according to the parameter to be adjusted; adjusting the chip with the application adjustment code and measuring the performance parameters after adjustment; adjusting the application adjustment code according to the deviation between the performance parameters and the target value; obtaining the optimal application adjustment code after multiple iterations; and adjusting the chip with the optimal application adjustment code.
8. The trimmable integrated circuit method of claim 1, wherein: The parameter to be adjusted is temperature, current, reference voltage, or frequency.
9. The trimmable integrated circuit method of claim 1 or 8, wherein: When the parameter to be adjusted is temperature, the correspondence between the adjustment code, the applied adjustment code, and the adjustment parameter is as follows: In the interval of the adjustment code from 00000000 to 011111111, the adjustment parameter decreases from 24.0000 to 16.0000, and the corresponding interval of the applied adjustment code is from 10000000 to 11111111. In the interval of the adjustment code from 10000000 to 11111111, the adjustment parameter decreases from 32.0000 to 24.0625, and the corresponding interval of the applied adjustment code is from 00000000 to 01111111.
Citation Information
Patent Citations
Chip parameter trimming method and device
CN115394672A
High-precision voltage trimming circuit and current trimming circuit
CN115729294A