A switch model simulation acceleration method based on FPGA and a related device
CN122334145APending Publication Date: 2026-07-03ELECTRIC POWER RES INST CHINA SOUTHERN POWER GRID CO LTD +1
View PDF 0 Cites 0 Cited by
Patent Information
- Application Number
- CN202610454362.0
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2026-04-08
- Publication Date
- 2026-07-03
Smart Images

Figure CN122334145A_ABST
Abstract
This invention discloses an FPGA-based method and apparatus for accelerating the simulation of a two-resistance switch model. For a two-resistance switch model in electromagnetic transient simulation, the impedance matrix is categorized based on cooperative action rules. All possible switch state combinations are traversed, and the cooperative action combinations that actually occur in the simulation are selected. Only for these valid combinations, the corresponding impedance matrix is pre-solved by the CPU to obtain the target impedance matrix. A mapping relationship is established between the target impedance matrix and the cooperative action combinations that actually occur in the simulation, forming an action impedance matrix mapping table for storage. This reduces the number of impedance matrices from the source, thus solving the memory occupation problem caused by impedance matrix redundancy in the binary switch model. It also solves the technical problem that existing methods for accelerating electromagnetic transient simulation of two-resistance switch models struggle to address impedance matrix redundancy, memory resource consumption, and adaptability to complex multi-switch systems.
Need to check novelty before this filing date? Find Prior Art