Evaluating power dissipation
EP4758542A1Pending Publication Date: 2026-06-17SIEMENS INDUSTRY SOFTWARE INC
Patent Information
- Authority / Receiving Office
- EP · EP
- Patent Type
- Applications
- Current Assignee / Owner
- SIEMENS INDUSTRY SOFTWARE INC
- Filing Date
- 2023-10-17
- Publication Date
- 2026-06-17
AI Technical Summary
Technical Problem
Evaluating power dissipation in complex integrated circuits is hindered by substantial read time and memory resource requirements when reading all recorded signals from switching activity files.
Method used
A computer-implemented method that receives data files describing the electronic circuit design, extracts waveform data from primary inputs and outputs, performs simulation to generate simulated waveform data, and conducts event-based evaluation of power dissipation using the extracted and simulated data.
Benefits of technology
Reduces read time and memory overhead by only extracting primary input and output waveform data, while simulating internal waveforms, thereby efficiently evaluating power dissipation in electronic circuit designs.
✦ Generated by Eureka AI based on patent content.
Smart Images
Figure US2023077123_24042025_PF_FP_ABST
Abstract
A computer-implemented method for evaluating power dissipation of an electronic circuit design including at least one logic gate is disclosed. The method includes receiving one or more data files descriptive of the electronic circuit design, descriptive of waveform data descriptive of signal activity for logic gates used in the electronic circuit design, and descriptive of power dissipation values for internal cells of the logic gates of the electronic circuit design (701). Waveform data is extracted from the one or more data files descriptive of signal activity at primary inputs of the electronic circuit design and descriptive of outputs of registers and memories of the electronic circuit design (702). Simulation of the logic gates is performed using the extracted waveform data to generate simulated waveform data descriptive of simulated logic transitions for the internal cells of the logic gates (703), and event-based evaluation of the power dissipation of the electronic circuit design is performed based on the extracted waveform data, the simulated waveform data, and the power dissipation values (704).
Need to check novelty before this filing date? Find Prior Art