High-speed, energy-efficient cmos2p1r1w register file array using recovered data
Patent Information
- Authority / Receiving Office
- JP · JP
- Patent Type
- Applications
- Current Assignee / Owner
- Metis Microsystems, LLC
- Filing Date
- 2023-10-02
- Publication Date
- 2026-06-03
AI Technical Summary
Conventional 2-port register file arrays face challenges with high energy consumption, leakage, and reliability issues due to simultaneous read and write accesses, which affect performance and scalability in CMOS chips, particularly in GPUs used for AI workloads.
A new CMOS recovery circuit for 2-port register file arrays that utilizes recovered data to self-limit energy dissipation by eliminating the need for keeper circuits and reducing vertical and lateral electric fields, thereby improving reliability and reducing energy consumption.
The proposed circuit significantly reduces energy consumption by more than 70% and improves signal generation speed by up to 50%, while maintaining reliability and minimizing area overhead, without requiring changes to the CMOS platform or array architecture.
Smart Images

Figure 00000000_0000_ABST