Memory management method for multi-core system, multi-core system, device, and medium

By introducing master and slave core units into multi-core systems, dynamically adjusting memory management priorities, and combining memory scheduling and allocation with a memory manager, the problem of low memory resource utilization in multi-core systems is solved, achieving efficient and correct memory management.

WO2026113609A1PCT designated stage Publication Date: 2026-06-04ARTMEM TECHNOLOGY CO LTD
View PDF 6 Cites 0 Cited by

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
ARTMEM TECHNOLOGY CO LTD
Filing Date
2025-09-23
Publication Date
2026-06-04

AI Technical Summary

Technical Problem

In multi-core systems, existing technologies cannot fully utilize shared memory resources, leading to reduced system efficiency when memory is scarce, and potentially causing deadlocks or operational anomalies.

Method used

By introducing master and slave core units in a multi-core system, memory management priorities are dynamically adjusted, and memory scheduling and allocation are performed in conjunction with the memory manager, ensuring that master and slave core units allocate memory units reasonably under different system operating conditions.

Benefits of technology

It improves system memory utilization, ensures efficient and correct operation of multi-core systems, and reduces the probability of memory contention and operational anomalies.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN2025123271_04062026_PF_FP_ABST
    Figure CN2025123271_04062026_PF_FP_ABST
Patent Text Reader

Abstract

The present application relates to the technical field of memory management, and discloses a memory management method for a multi-core system, a multi-core system, a device, and a medium. The method comprises: a master core unit marking initial memory management priorities of the master core unit and slave core units as a second level, the memory management priorities further comprising: a first level higher than the second level and a third level lower than the second level; determining a system operating condition; on the basis of the system operating condition and the second level, updating and determining current memory management priorities of the master core unit and the slave core units; and on the basis of a memory scheduling and allocation request sent by an applicant, the system operating condition, the type of the applicant, and a current memory management priority of the applicant, a memory manager performing memory scheduling and allocation processing, and allocating an idle memory unit to the applicant, so that the applicant executes a task in a task queue, the applicant being the master core unit or one of the slave core units. The present application can improve system memory utilization rate and ensure efficient and correct operation of the multi-core system.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Parallel scheduling method for satellite-borne multi-core SoC (System on a Chip) task-level load balance

    CN107463442A

  • Multi-core processor task scheduling method and device, equipment and storage medium

    CN115033352A

  • Task scheduling method and system and computer readable storage medium

    CN115168000A

  • Resource management method for heterogeneous multi-core system

    CN117112169A

  • Memory management method for multi-core system, multi-core system, equipment and medium

    CN119201482A