Reordering dispatched instructions in graphics processing
By determining a priority order for graphics processing instructions and executing them accordingly, the method addresses GPU inefficiencies, ensuring correct ordering and enhancing parallel execution and slot utilization, thus improving graphics processing efficiency.
Patent Information
- Authority / Receiving Office
- WO · WO
- Patent Type
- Applications
- Current Assignee / Owner
- QUALCOMM INC
- Filing Date
- 2025-10-14
- Publication Date
- 2026-06-04
AI Technical Summary
Existing graphics processing units (GPUs) face inefficiencies due to instruction backlogs and incorrect ordering, leading to reduced execution slot efficiency and increased synchronization overhead, which impairs the performance of graphics processing.
A method is introduced to determine a priority order for graphics processing instructions, generate an instruction queue based on this order, and execute instructions accordingly, ensuring correct ordering and reducing backlogs by allowing lower priority instructions to be executed earlier, thereby improving parallel execution and execution slot utilization.
This approach alleviates data or instruction backlogs, ensures correct instruction ordering, and enhances parallel execution and execution slot utilization at GPUs, improving overall graphics processing efficiency.
Smart Images

Figure US2025050955_04062026_PF_FP_ABST