Field-effect transistor and method for manufacturing same
Patent Information
- Authority / Receiving Office
- WO · WO
- Patent Type
- Applications
- Current Assignee / Owner
- NT T INC
- Filing Date
- 2024-12-17
- Publication Date
- 2026-06-25
Smart Images

Figure JP2024044600_25062026_PF_FP_ABST
Abstract
Claims
1. A field-effect transistor comprising: a columnar portion formed on a substrate by stacking a first electron supply layer, a channel layer, a second electron supply layer, a barrier layer, and a cap layer, each composed of an InP-based compound semiconductor, in that order; a gate electrode formed on the columnar portion; a first contact layer and a second contact layer, both composed of compound semiconductors, formed on the substrate on both sides of the columnar portion and in contact with the channel layer exposed on the side walls of the columnar portion; a source electrode connected to the first contact layer; and a drain electrode connected to the second contact layer, wherein the channel layer is composed of InGaAs or InGaAs and InAs, and the barrier layer is composed of InAlAs.
2. A field-effect transistor according to claim 1, comprising: a first spacer layer formed between the first electron supply layer and the channel layer and made of a compound semiconductor having a band gap larger than that of the channel layer; and a second spacer layer formed between the channel layer and the second electron supply layer and made of a compound semiconductor having a band gap larger than that of the channel layer.
3. A field-effect transistor according to claim 1 or 2, wherein the columnar portion is formed via an etching stop layer formed on the substrate.
4. A method for manufacturing a field-effect transistor, comprising: a first step of forming an etching stop layer on a substrate; a second step of stacking a first electron supply layer, a channel layer, a second electron supply layer, a barrier layer, and a cap layer, each composed of a compound semiconductor, in that order on the etching stop layer; a third step of forming a columnar portion of a columnar structure by a patterning process that etches the first electron supply layer, the channel layer, the second electron supply layer, the barrier layer, and the cap layer down to the etching stop layer; a fourth step of forming a first contact layer and a second contact layer on the substrate on both sides of the columnar portion, connected to the channel layer exposed on the side walls of the columnar portion; a fifth step of forming a gate electrode on the columnar portion; and a sixth step of forming a source electrode connected to the first contact layer and a drain electrode connected to the second contact layer.