Single-stage AC-DC converter circuit topology design method
By integrating a totem pole bridgeless Boost power factor correction circuit and an LCC half-bridge resonant converter with current doubling synchronous rectification, the problems of complex control, multiple components and low efficiency in AC-DC conversion are solved, and the circuit topology is simplified and efficiency is improved.
Patent Information
- Application Number
- CN202510716230.6
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2025-05-30
- Publication Date
- 2025-09-16
- Estimated Expiration
- 2045-05-30
AI Technical Summary
In the existing technology, the conversion method between AC and DC has not been optimized, resulting in a complex control system with large size, many components and low efficiency, which increases the risk of circuit failure.
A single-stage AC-DC converter circuit topology design method is adopted to integrate the totem pole bridgeless Boost power factor correction circuit and the LCC half-bridge resonant converter with current doubler synchronous rectification. By using switch tube sharing technology, only one set of controller is required for the front stage, and the control logic is simple. The back stage with current doubler synchronous rectification circuit has the advantages of high efficiency and low loss.
The circuit topology is simplified, the number of electronic components is reduced, the cost is lowered, the working efficiency and reliability are improved, and it is suitable for large current output occasions.
Smart Images

Figure CN120658118A_ABST
Abstract
Description
Technical Field
[0001] The present application relates to the technical field of power supply systems, and in particular to a circuit topology design method for a single-stage AC-DC converter. Background Art
[0002] To alleviate the global energy crisis, countries around the world are vigorously promoting the development of new energy sources such as wind power, photovoltaics, and tidal power. High-efficiency, high-power-density, and high-bandwidth AC-DC converters have become a research hotspot in the power electronics industry. However, in people's daily electricity use, commonly used AC-DC converter circuit topologies have disadvantages such as complex control, large size, a large number of components, and low efficiency. Therefore, this application proposes a single-stage AC-DC converter circuit topology design method.
[0003] The prior art, such as the invention application patent with announcement number: CN118862757A, discloses a circuit topology association data construction method, an integrated circuit design method and a system. The circuit topology association data construction method includes the steps of analyzing the integrated circuit and extracting circuit units and their attribute information, analyzing the topological similarity between the extracted circuit units, dividing multiple circuit units into topology set groups according to topological similarity, and generating topology association information for each topology set group and associating it with a specific implementation technology. Therefore, the constructed circuit topology association data can be used by EDA tools to implement specific circuit implementation based on a specific topology type. In the integrated circuit design method, the EDA tool can use the circuit topology association data to reorganize the circuit logic structure based on a specific topology type before performing logic optimization, thereby achieving a more optimized integrated circuit design, which is beneficial to solving problems such as timing, congestion and metal resource challenges in high-performance CPU and GPU design.
[0004] Prior art, such as the invention application patent with announcement number: CN105808801A, discloses a data center circuit topology design method and device, which relates to the field of data centers. The method includes: establishing a circuit topology structure corresponding to the actual power distribution circuit structure; determining the parameters and / or states of one or more elements in the actual power distribution circuit structure corresponding to each element in the circuit topology structure based on the data collected from the power distribution cabinet; and configuring the correspondence between the elements and the element parameters and / or states, which can conveniently and concisely design a circuit topology diagram, and can dynamically modify the circuit topology diagram as the actual power distribution situation changes, so that the power distribution topology can be modified and adjusted according to the power distribution situation; the modification method is flexible and lightweight, and the circuit topology can be designed through a simple combination of page elements.
[0005] Regarding the above solution, there are the following technical problems: 1. In daily life, the electricity supplied by the power grid to households is 220V AC, and various electrical equipment requires 5-48V DC. Current technology does not consider how to convert between AC and DC, nor does it consider how to optimize the existing conversion method between AC and DC.
[0006] 2. Existing technologies fail to consider the complex control systems, large size, numerous components, and low efficiency inherent in existing circuit topologies. Current technology's neglect of this aspect leads to a heavy circuit workload, which in turn increases the probability of circuit failure. Summary of the Invention
[0007] The purpose of this application is to provide a single-stage AC-DC converter circuit topology design method to solve the problems existing in the background technology.
[0008] To solve the above technical problems, the present application adopts the following technical solution: The present application provides a single-stage AC-DC converter circuit topology design method, including: Step 1, common circuit topology structure analysis: obtaining the circuit topology structure of each AC-DC converter in the target area from the power management center, and performing performance analysis on the circuit topology structure of each AC-DC converter in the target area.
[0009] Step 2: Circuit topology optimization: Design a single-stage AC-DC converter circuit topology based on the circuit topology structures of each AC-DC converter in the target area, optimize the original circuit topology in the target area, and analyze the workflow of the optimized single-stage AC-DC converter circuit topology.
[0010] Step 3: Circuit optimization effect evaluation: Perform performance analysis on the optimized single-stage AC-DC converter circuit, and compare the performance analysis results of the optimized single-stage AC-DC converter circuit topology with those of the original AC-DC converter circuit topologies.
[0011] The beneficial effects of the present application are as follows: 1. A single-stage AC-DC converter circuit topology design method provided by the present application integrates a totem pole bridgeless Boost power factor correction circuit and an LCC half-bridge resonant converter with current doubling synchronous rectification through a switch tube sharing technology, wherein the totem pole bridgeless Boost power factor correction PFC circuit includes v in , L f 、C b , two diodes D1 and D2 and two MOS switches S1 and S2; the front stage of the LCC half-bridge resonant converter with current doubling synchronous rectification includes two MOS switches S1 and S2, and a series resonant capacitor C r , parallel resonant capacitor Cp and series resonant inductor L s The single-stage AC-DC converter circuit topology proposed in this application has the advantages of only requiring one set of controllers in the front stage, simple control logic, using fewer electronic components, low cost, high efficiency and high reliability. The back stage is equipped with a current-doubling synchronous rectification circuit, which has the advantages of high efficiency, low loss and suitability for large current output occasions.
[0012] 2. This application provides an LED driver power supply circuit that integrates a totem pole bridgeless Boost power factor correction (PFC) circuit and an LCC half-bridge resonant converter with current-doubling synchronous rectification through switch tube sharing technology. The proposed single-stage AC-DC converter circuit topology has the advantages of only requiring one set of controllers, simple control logic, fewer electronic components, low cost, and high reliability in the front stage, and the back stage with a current-doubling synchronous rectification circuit has the advantages of high efficiency, low loss, and suitability for large current output occasions. BRIEF DESCRIPTION OF THE DRAWINGS
[0013] In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the following briefly introduces the drawings required for use in the embodiments or the description of the prior art. Obviously, the drawings described below are only some embodiments of the present application. For ordinary technicians in this field, other drawings can be obtained based on these drawings without any creative work.
[0014] Figure 1 This is a flowchart of the steps for implementing the application method. DETAILED DESCRIPTION
[0015] The following will be combined with the drawings in the embodiments of this application to clearly and completely describe the technical solutions in the embodiments of this application. Obviously, the embodiments described are only part of the embodiments of this application, not all of the embodiments. Based on the embodiments in this application, all other embodiments obtained by ordinary technicians in this field without making creative efforts are within the scope of protection of this application.
[0016] Reference Figure 1 As shown, the present application provides a single-stage AC-DC converter circuit topology design method, comprising the following steps: Step 1, common circuit topology structure analysis: obtaining each AC-DC converter circuit topology structure in the target area from the power management center, and performing performance analysis on each AC-DC converter circuit topology structure in the target area.
[0017] It should be noted that the specific scope of the target area is set by relevant staff and is not specifically limited here.
[0018] In a specific example, the AC-DC converter circuit topology structures include two-stage AC-DC converter circuit topologies and single-stage AC-DC converter circuit topologies.
[0019] It should be noted that the single-stage AC-DC converter circuit topology integrates the power factor correction (PFC) circuit and the DC-DC conversion circuit through switch tube sharing technology, and only requires one controller on the primary side of the high-frequency transformer. The PFC circuit of the front stage of the two-stage AC-DC converter circuit generally uses basic circuits such as Boost, Cuk, Buck-Boost, and Sepic. However, the two-stage AC-DC converter circuit topology has a large number of semiconductor devices and a large semiconductor conduction loss.
[0020] It should be noted that an AC-DC converter usually consists of two stages, including a front-stage PFC circuit and a rear-stage DC-DC circuit. The front-stage mainly implements power factor correction and provides a stable DC bus voltage for the rear-stage. The rear-stage converts the bus voltage into the actual required output voltage value to meet different needs.
[0021] In a specific example, the performance analysis of each AC-DC converter circuit topology in the target area is performed as follows: the operating parameters of each AC-DC converter circuit topology are obtained from the power management center, where the operating parameters include electrical performance parameters, reliability parameters, and cost parameters. The operating parameters of each AC-DC converter circuit topology are respectively recorded as aX j 、aY j and aZ j The standard values of the circuit's electrical performance parameters, reliability parameters, and cost parameters are obtained from the power management center, which are denoted as X', Y', and Z', respectively. j is the number of each AC-DC converter circuit topology, and j is a positive integer. The operating parameters of each AC-DC converter circuit topology are substituted into the circuit topology working performance evaluation model. The circuit topology working performance evaluation model expression is: Output the working performance evaluation coefficient η of the AC-DC converter circuit topology with the number j j , where S1, S2, and S3 represent the weight factors corresponding to the electrical performance parameters, reliability parameters, and cost parameters of the AC-DC converter circuit topology, respectively.
[0022] It should be noted that the weight factors of the performance parameters are obtained by analyzing the hierarchical analysis method, and the weight factors of the performance parameters are obtained by steps such as constructing a hierarchical structure, constructing a judgment matrix, consistency testing and weight calculation. The hierarchical analysis method is an existing technology and will not be described in detail.
[0023] In a specific example, the operating parameters of each AC-DC converter circuit topology are obtained by obtaining the average output power and average input power of each AC-DC converter circuit during actual operating hours from a power management center, and recording the ratio of the average output power to the average output power as the electrical performance parameter corresponding to each AC-DC converter circuit topology.
[0024] The circuit conduction noise and radiation noise of each AC-DC converter circuit at full load are obtained from the power management center, and the circuit conduction noise and radiation noise are input into the circuit reliability analysis model. Then, the reliability parameters of each AC-DC converter circuit topology structure are output according to the circuit reliability analysis model expression.
[0025] The number of components and volume of each AC-DC converter circuit are obtained from the power management center, the number of components and volume are input into the circuit cost analysis model, and the cost parameters of each AC-DC converter circuit are output according to the circuit cost analysis model expression.
[0026] The number of communication interfaces of each AC-DC converter circuit is obtained from the power management center, the number of communication interfaces of each AC-DC converter circuit is substituted into the circuit scalability parameter evaluation model, and the scalability parameters of each AC-DC converter circuit are output according to the circuit scalability parameter evaluation model expression.
[0027] Step 2: Circuit topology optimization: Design a single-stage AC-DC converter circuit topology based on the circuit topology structures of each AC-DC converter in the target area, optimize the original circuit topology in the target area, and analyze the workflow of the optimized single-stage AC-DC converter circuit topology.
[0028] In a specific example, a single-stage AC-DC converter circuit topology is designed based on the AC-DC converter circuit topologies in the target area, specifically including a totem pole bridgeless Boost power factor correction (PFC) circuit and an LCC half-bridge resonant converter with current doubling synchronous rectification.
[0029] In a specific example, the totem pole bridgeless Boost power factor correction PFC circuit includes vin, Lf, Cb, two diodes D1 and D2 and two MOS switches S1 and S2, wherein v in The AC mains input voltage of the totem pole bridgeless Boost power factor correction PFC circuit is f The C is the energy storage inductor of the totem pole bridgeless Boost power factor correction PFC circuit. b It is the output filter energy storage capacitor of the bridgeless totem pole Boost power factor correction (PFC) circuit.
[0030] The primary side of the LCC half-bridge resonant converter integrated transformer with current-doubling synchronous rectification includes two MOS switch tubes S1 and S2, two diodes D3 and D4, a series resonant capacitor Cr, a parallel resonant capacitor Cp and a series resonant inductor Ls, and the secondary side includes two synchronous rectification MOS switch tubes S3 and S4, current-doubling inductors L1 and L2, an output capacitor Co and an equivalent load Ro, wherein the two synchronous rectification MOS switch tubes S3 and S4, and the current-doubling inductors L1 and L2 constitute a center-tapped full-wave rectification circuit on the secondary side of T.
[0031] In a specific embodiment, the two MOS switch tubes S1 and S2 are common switch tubes for the totem pole bridgeless Boost power factor correction PFC circuit and the LCC half-bridge resonant converter with current doubler synchronous rectification; the LCC half-bridge resonant converter with current doubler synchronous rectification is provided with T, and T is a high-frequency integrated transformer with a primary-to-secondary turns ratio of n of the LCC half-bridge resonant converter with current doubler synchronous rectification, wherein the LCC half-bridge resonant converter with current doubler synchronous rectification is provided with C o , the C o is the output filter capacitor.
[0032] In a specific example, the workflow of the analyzed and optimized single-stage AC-DC converter circuit topology is specifically analyzed as follows: through a bridgeless totem pole Boost power factor correction (PFC) circuit composed of VIN, LF, Cb, two diodes D1 and D2, and two MOS switches S1 and S2, in the positive half cycle, the switch S1 is turned on, the inductor Lf stores energy, the inductor current i(Lf) increases linearly, the freewheeling diode D2 is turned off, and the voltage of the capacitor C1 drops to release energy; in the negative half cycle, the switch S1 is turned off, the inductor Lf releases energy, the inductor current i(Lf) decreases linearly, the freewheeling diode D2 is turned on, and the voltage of the capacitor Cb increases to store energy. The bridgeless totem pole Boost power factor correction (PFC) circuit operates in the DCM state and has the functions of power factor correction and boost.
[0033] A half-bridge resonant circuit is formed by an LCC half-bridge resonant converter with current-doubling synchronous rectification, consisting of two MOS switches S1 and S2, a series resonant capacitor Cr, a parallel resonant capacitor Cp, and a series resonant inductor Ls. This converts the high-voltage DC power VCb output by the totem-pole bridgeless Boost power factor correction (PFC) circuit into high-frequency square-wave AC power. A high-frequency transformer T with a primary-to-secondary turns ratio n provides electrical isolation and energy transfer. The rectification circuit, consisting of two synchronous rectification MOS switches S3 and S4 at the center tap on the secondary side of the high-frequency integrated transformer T and current-doubling inductors L1 and L2, converts the high-frequency AC square wave into high-frequency pulsating DC power. After passing through the filter capacitor Co, the DC power that meets the requirements is supplied to the load Ro.
[0034] Step 3: Circuit optimization effect evaluation: Perform performance analysis on the optimized single-stage AC-DC converter circuit, and compare the performance analysis results of the optimized single-stage AC-DC converter circuit topology with those of the original AC-DC converter circuit topologies.
[0035] In a specific example, the performance analysis of the optimized single-stage AC-DC converter circuit is performed as follows: the optimized single-stage AC-DC converter circuit topology is put into use in a target area, and after a preset time period, the operating parameters of the optimized single-stage AC-DC converter circuit topology are obtained from a power management center, and the operating parameters of the optimized single-stage AC-DC converter circuit topology are substituted into a working performance evaluation model of the circuit topology structure, and the working performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology structure is output through the working performance evaluation model expression of the circuit topology structure.
[0036] It should be noted that the preset time period is set by the relevant staff and will not be repeated here.
[0037] It should be noted that the calculation method of the working performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology structure is the same as the calculation method of the working performance evaluation coefficient of each AC-DC converter circuit topology structure before optimization, so it is not repeated here.
[0038] In a specific example, the performance analysis results of the optimized single-stage AC-DC converter circuit topology are compared with those of the original AC-DC converter circuit topologies. The specific process is as follows: comparing the operating performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology with the operating performance evaluation coefficients of the original AC-DC converter circuit topologies, thereby obtaining the number of the original AC-DC converter circuit topologies having an operating performance evaluation coefficient less than the operating performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology. When the number of the original AC-DC converter circuit topologies having an operating performance evaluation coefficient less than the operating performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology is greater than or equal to one-half of the total number of the original AC-DC converter circuit topologies, it indicates that the optimized single-stage AC-DC converter circuit topology is more effective, and the optimized single-stage AC-DC converter circuit topology is used to replace the original AC-DC converter circuit topology in the target area.
[0039] It should be noted that the present application uses an optimized single-stage AC-DC converter circuit topology to replace the original AC-DC converter circuit topology in the target area, thereby greatly reducing the number of electronic components, reducing the circuit topology construction cost, and improving the circuit's working efficiency.
[0040] The present application provides a single-stage AC-DC converter circuit topology design method, which integrates a totem pole bridgeless Boost power factor correction circuit and an LCC half-bridge resonant converter with current doubling synchronous rectification through a switch tube sharing technology, wherein the totem pole bridgeless Boost power factor correction PFC circuit includes v in , L f 、C b , two diodes D1 and D2 and two MOS switches S1 and S2; the front stage of the LCC half-bridge resonant converter with current doubling synchronous rectification includes two MOS switches S1 and S2, and a series resonant capacitor C r , parallel resonant capacitor C p and series resonant inductor L s The single-stage AC-DC converter circuit topology proposed in this application has the advantages of only requiring one set of controllers in the front stage, simple control logic, using fewer electronic components, low cost, high efficiency and high reliability. The back stage is equipped with a current-doubling synchronous rectification circuit, which has the advantages of high efficiency, low loss and suitability for large current output occasions.
[0041] The above content is merely an example and explanation of the concept of the present application. Technicians in this technical field may make various modifications or additions to the described specific embodiments or replace them in a similar manner. As long as they do not deviate from the concept of the invention or exceed the scope defined in this application, they should all fall within the scope of protection of this application.
Claims
1. A single-stage AC-DC converter circuit topology design method, characterized in that: include: Step 1: Common circuit topology analysis: Obtain the circuit topology of each AC-DC converter in the target area from the power management center, and perform performance analysis on each AC-DC converter circuit topology in the target area; Step 2: Circuit topology optimization: Design a single-stage AC-DC converter circuit topology based on the circuit topologies of each AC-DC converter in the target area, optimize the original circuit topology in the target area, and analyze the workflow of the optimized single-stage AC-DC converter circuit topology. Step 3: Circuit optimization effect evaluation: Perform performance analysis on the optimized single-stage AC-DC converter circuit, and compare the performance analysis results of the optimized single-stage AC-DC converter circuit topology with those of the original AC-DC converter circuit topologies.
2. A single-stage AC-DC converter circuit topology design method according to claim 1, characterized in that: Each AC-DC converter circuit topology structure within the target area includes a two-stage AC-DC converter circuit topology and a single-stage AC-DC converter circuit topology.
3. The single-stage AC-DC converter circuit topology design method according to claim 2, characterized in that: The performance analysis of each AC-DC converter circuit topology within the target area is performed as follows: The operating parameters of each AC-DC converter circuit topology are obtained from the power management center, where the operating parameters include electrical performance parameters, reliability parameters, and cost parameters. The operating parameters of each AC-DC converter circuit topology are denoted as aX j 、aY j and aZ j The standard values of the circuit's electrical performance parameters, reliability parameters, and cost parameters are obtained from the power management center, which are denoted as X', Y', and Z', respectively. j is the number of each AC-DC converter circuit topology, and j is a positive integer. The operating parameters of each AC-DC converter circuit topology are substituted into the circuit topology working performance evaluation model. The circuit topology working performance evaluation model expression is: Output the working performance evaluation coefficient η of the AC-DC converter circuit topology with the number j j , where S1, S2, and S3 represent the weight factors corresponding to the electrical performance parameters, reliability parameters, and cost parameters of the AC-DC converter circuit topology, respectively.
4. A single-stage AC-DC converter circuit topology design method according to claim 3, characterized in that: The specific process of obtaining the operating parameters of each AC-DC converter circuit topology is as follows: Obtain the average output power and average input power of each AC-DC converter circuit during actual working hours from the power management center, and record the ratio of the average output power to the average output power as the electrical performance parameter corresponding to the topology structure of each AC-DC converter circuit; Obtain the circuit conduction noise and radiation noise of each AC-DC converter circuit at full load from the power management center, input the circuit conduction noise and radiation noise into the circuit reliability analysis model, and then output the reliability parameters of each AC-DC converter circuit topology structure based on the circuit reliability analysis model expression; Obtaining the component count and volume of each AC-DC converter circuit from the power management center, inputting the component count and volume into a circuit cost analysis model, and outputting cost parameters of each AC-DC converter circuit based on the circuit cost analysis model expression; The number of communication interfaces of each AC-DC converter circuit is obtained from the power management center, the number of communication interfaces of each AC-DC converter circuit is substituted into the circuit scalability parameter evaluation model, and the scalability parameters of each AC-DC converter circuit are output according to the circuit scalability parameter evaluation model expression.
5. The single-stage AC-DC converter circuit topology design method according to claim 4, characterized in that: A single-stage AC-DC converter circuit topology is designed based on the AC-DC converter circuit topologies in the target area, specifically including a totem pole bridgeless Boost power factor correction (PFC) circuit and an LCC half-bridge resonant converter with current doubling synchronous rectification.
6. A single-stage AC-DC converter circuit topology design method according to claim 5, characterized in that: The totem pole bridgeless Boost power factor correction PFC circuit includes vin, Lf, Cb, two diodes D1 and D2 and two MOS switch tubes S1 and S2, wherein v in The AC mains input voltage of the totem pole bridgeless Boost power factor correction PFC circuit is f The C is the energy storage inductor of the totem pole bridgeless Boost power factor correction PFC circuit. b It is the output filter energy storage capacitor of the bridgeless totem pole Boost power factor correction PFC circuit; The primary side of the LCC half-bridge resonant converter integrated transformer with current-doubling synchronous rectification includes two MOS switch tubes S1 and S2, two diodes D3 and D4, a series resonant capacitor Cr, a parallel resonant capacitor Cp and a series resonant inductor Ls, and the secondary side includes two synchronous rectification MOS switch tubes S3 and S4, current-doubling inductors L1 and L2, an output capacitor Co and an equivalent load Ro, wherein the two synchronous rectification MOS switch tubes S3 and S4, and the current-doubling inductors L1 and L2 constitute a center-tapped full-wave rectification circuit on the secondary side of T.
7. A single-stage AC-DC converter circuit topology design method according to claim 6, characterized in that: The two MOS switch tubes S1 and S2 are common switch tubes for the totem pole bridgeless Boost power factor correction PFC circuit and the LCC half-bridge resonant converter with current doubler synchronous rectification; the LCC half-bridge resonant converter with current doubler synchronous rectification is provided with T, which is a high-frequency integrated transformer with a primary-to-secondary turns ratio of n for the LCC half-bridge resonant converter with current doubler synchronous rectification, wherein the LCC half-bridge resonant converter with current doubler synchronous rectification is provided with C o , the C o is the output filter capacitor.
8. The single-stage AC-DC converter circuit topology design method according to claim 7, characterized in that: The workflow of the optimized single-stage AC-DC converter circuit topology is as follows: Through the bridgeless totem pole boost power factor correction PFC circuit composed of vin, Lf, Cb, two diodes D1 and D2, and two MOS switches S1 and S2, in the positive half cycle, the switch tube S1 is turned on, the inductor Lf stores energy, the inductor current i(Lf) increases linearly, the freewheeling diode D2 is turned off, and the voltage of the capacitor C1 drops to release energy; in the negative half cycle, the switch tube S1 is turned off, the inductor Lf releases energy, the inductor current i(Lf) decreases linearly, the freewheeling diode D2 is turned on, and the voltage of the capacitor Cb increases to store energy. The bridgeless totem pole boost power factor correction PFC circuit operates in the DCM state and has the functions of power factor correction and boost; A half-bridge resonant circuit is formed by an LCC half-bridge resonant converter with current-doubling synchronous rectification, consisting of two MOS switches S1 and S2, a series resonant capacitor Cr, a parallel resonant capacitor Cp, and a series resonant inductor Ls. This converts the high-voltage DC power VCb output by the totem-pole bridgeless Boost power factor correction (PFC) circuit into high-frequency square-wave AC power. A high-frequency transformer T with a primary-to-secondary turns ratio n provides electrical isolation and energy transfer. The rectification circuit, consisting of two synchronous rectification MOS switches S3 and S4 at the center tap on the secondary side of the high-frequency integrated transformer T and current-doubling inductors L1 and L2, converts the high-frequency AC square wave into high-frequency pulsating DC power. After passing through the filter capacitor Co, the DC power that meets the requirements is supplied to the load Ro.
9. The single-stage AC-DC converter circuit topology design method according to claim 8, characterized in that: The performance analysis of the optimized single-stage AC-DC converter circuit is performed in the following specific process: the optimized single-stage AC-DC converter circuit topology is put into use in a target area, and after a preset time period, the operating parameters of the optimized single-stage AC-DC converter circuit topology are obtained from a power management center, and the operating parameters of the optimized single-stage AC-DC converter circuit topology are substituted into a working performance evaluation model of the circuit topology structure, and a working performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology structure is output through an expression of the working performance evaluation model of the circuit topology structure.
10. The single-stage AC-DC converter circuit topology design method according to claim 9, characterized in that: The performance analysis results of the optimized single-stage AC-DC converter circuit topology are compared with those of the original AC-DC converter circuit topologies. The specific process is as follows: comparing the working performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology with the working performance evaluation coefficients of the original AC-DC converter circuit topologies, and then obtaining the number of the original AC-DC converter circuit topologies whose working performance evaluation coefficients are smaller than the working performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology. When the number of the original AC-DC converter circuit topologies whose working performance evaluation coefficients are smaller than the working performance evaluation coefficient of the optimized single-stage AC-DC converter circuit topology is greater than or equal to one-half of the total number of the original AC-DC converter circuit topologies, it indicates that the optimized single-stage AC-DC converter circuit topology is more effective, and the optimized single-stage AC-DC converter circuit topology is used to replace the original AC-DC converter circuit topology in the target area.
Citation Information
Patent Citations
Circuit topology design method and apparatus for data center
CN105808801A
Circuit topology associated data construction method and integrated circuit design method and system
CN118862757A
Method and apparatus for interrogating an electronic component
CA2623257A1
Single-stage AC-DC (alternating current-direct current) high-power LED (light-emitting diode) lighting drive circuit
CN102510610A
Topology design method of low-noise Boost power factor correction converter
CN114548034A
Cited By
A method for optimizing a dc-dc resonant converter circuit
CN122475566A