Baud rate detection method and device, equipment and storage medium

By recording the duration of the interval segment signal and setting the sampling baud rate to sample the synchronization segment signal, the problem of insufficient baud rate detection accuracy in the prior art is solved, and the compatibility and resource utilization efficiency of the communication system are improved.

CN120675688APending Publication Date: 2025-09-19ANHUI SHINHOO CANNED MOTOR PUMP CO LTD
View PDF 4 Cites 0 Cited by

Patent Information

Application Number
CN202510615137.6
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-05-13
Publication Date
2025-09-19

AI Technical Summary

Technical Problem

When existing communication systems are compatible with multiple baud rates, it is difficult to distinguish between similar baud rates. This results in high-frequency timers being costly and occupying system resources, which may cause errors.

Method used

The transmission duration is recorded by receiving the interval segment signal, the matching sampling baud rate is set to sample the synchronization segment signal, the baud rate lookup table and oversampling technology are used to distinguish the preliminary and adjacent baud rates, and synchronous sampling data is generated.

Benefits of technology

High-precision baud rate detection is achieved without using a high-frequency timer, which increases the number of baud rates compatible with the system and saves computing resources and hardware costs.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN120675688A_ABST
    Figure CN120675688A_ABST
Patent Text Reader

Abstract

The embodiment of the invention relates to a baud rate detection method and device, equipment and a storage medium. The method comprises the following steps: receiving interval section signals, recording interval transmission duration, and obtaining a preliminary baud rate according to the interval transmission duration; under the condition that the preliminary baud rate has the adjacent baud rate, setting a sampling baud rate matched with the preliminary baud rate; receiving a synchronous section signal, and sampling the synchronous section signal according to the sampling baud rate to obtain synchronous sampling data; and determining a target baud rate in the preliminary baud rate and the adjacent baud rate according to the synchronous sampling data. According to the technical scheme provided by the embodiment of the invention, high-precision Baud rate detection is realized without a high-frequency timer, the number of Baud rates which can be compatible with a self-adaptive Baud rate communication system is increased, and the operation resources and hardware cost of the system are saved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of communication technology, and in particular to a baud rate detection method, device, equipment and storage medium. Background Art

[0002] Some existing communication protocols allow for dynamic baud rate adjustment to accommodate more scenarios. The LIN (Local Interconnect Network) protocol supports baud rate configurations from 1kbps to 20kbps. Currently, commonly used baud rates include 4800bit / s, 9600bit / s, 10147bit / s, 19200bit / s, and 20000bit / s. Therefore, existing communication systems of this type hope to be compatible with more baud rates to meet the requirements of different applications. Each node in the system can detect the currently used baud rate based on the synchronization signal sent by the master node, automatically adjust its own communication rate, and achieve adaptive baud rate communication.

[0003] However, as the number of compatible baud rates in communication systems increases, similar baud rates are becoming difficult to distinguish, such as 9600 bit / s and 10147 bit / s, and 19200 bit / s and 20000 bit / s in the LIN protocol, making compatibility difficult. Existing methods for achieving baud rate compatibility rely on high-frequency timers to distinguish between adjacent baud rates. This leads to high device costs, a high consumption of system resources, and the resulting operational limitations of other modules. Furthermore, there is the potential for errors caused by interruptions to other modules. Summary of the Invention

[0004] The present invention provides a baud rate detection method, apparatus, device and storage medium, the purpose of which is to achieve high-precision baud rate detection without the need for a high-frequency timer, thereby increasing the number of baud rates that an adaptive baud rate communication system can be compatible with, while saving the system's computing resources and hardware costs.

[0005] In a first aspect, an embodiment of the present invention provides a baud rate detection method, comprising:

[0006] Receive the interval signal and record the interval transmission duration, and obtain the preliminary baud rate according to the interval transmission duration;

[0007] If there is a baud rate adjacent to the preliminary baud rate, setting a sampling baud rate that matches the preliminary baud rate;

[0008] receiving a synchronization segment signal, and sampling the synchronization segment signal according to the sampling baud rate to obtain synchronous sampling data;

[0009] A target baud rate is determined from the preliminary baud rate and the adjacent baud rates according to the synchronous sampling data.

[0010] Optionally, obtaining a preliminary baud rate according to the interval transmission duration includes:

[0011] In the baud rate query table, determine the transmission duration interval in which the interval transmission duration lies;

[0012] The baud rate in the baud rate lookup table that has a corresponding relationship with the transmission duration interval is determined as the preliminary baud rate.

[0013] Optionally, setting a sampling baud rate that matches the preliminary baud rate includes:

[0014] Determining a first signal period corresponding to the preliminary baud rate and a second signal period corresponding to the adjacent baud rate;

[0015] determining a synchronous sampling period according to the first signal period and the second signal period, so that a sampling position of a distinguishing bit of the synchronous sampling data is between the first signal period and the second signal period;

[0016] A sampling baud rate corresponding to the synchronous sampling period is set.

[0017] Optionally, sampling the synchronization segment signal according to the sampling baud rate to obtain synchronous sampling data includes:

[0018] generating a synchronous sampling signal and a local clock signal according to the sampling baud rate; wherein the synchronous sampling signal has the sampling baud rate, and the clock signal frequency of the local clock signal is a target multiple of the sampling baud rate;

[0019] The synchronous segment signal is sampled using the synchronous sampling signal and the local clock signal to obtain the synchronous sampling data.

[0020] Optionally, the sampling the synchronization segment signal using the synchronization sampling signal and the local clock signal to obtain the synchronization sampling data includes:

[0021] Confirming that a synchronization segment start bit of the synchronization segment signal is detected, and starting to record an oversampling period of the local clock signal;

[0022] According to the recorded number of oversampling cycles, sampling is performed at the midpoint of each sampling data bit of the synchronous sampling signal, and the sampling result is written into the synchronous sampling data.

[0023] Optionally, sampling the synchronization segment signal at the midpoint of each sampling data bit of the synchronous sampling signal according to the recorded number of oversampling cycles, and writing the sampling result into the synchronous sampling data, comprises:

[0024] When the number of the recorded oversampling cycles reaches 1.5 times the target multiple, sampling the synchronization segment signal once, and writing the sampling result into the 0th bit of the synchronous sampling data;

[0025] Repeating the process of sampling the synchronization segment signal once when the number of recorded oversampling cycles increases to the target multiple, and writing the sampling results into the bits of the synchronization sampling data in sequence until the sampling stop bit of the synchronization sampling signal, to obtain the synchronization sampling array.

[0026] Optionally, sampling the synchronization segment signal according to the sampling baud rate to obtain synchronous sampling data further includes:

[0027] Repeat the process to confirm that the synchronization segment start bit of the synchronization segment signal is detected, start recording the oversampling period of the local clock signal, and perform sampling at the midpoint of each sampling data bit of the synchronization sampling signal according to the number of the recorded oversampling periods, and write the sampling results into the synchronization sampling data until the synchronization segment stop bit of the synchronization segment signal is detected.

[0028] In a second aspect, an embodiment of the present invention provides a baud rate detection device, comprising:

[0029] A preliminary acquisition module is used to receive the interval signal and record the interval transmission duration, and obtain the preliminary baud rate according to the interval transmission duration;

[0030] a sampling setting module, configured to set a sampling baud rate that matches the preliminary baud rate if there is a baud rate adjacent to the preliminary baud rate;

[0031] A synchronous sampling module, configured to receive a synchronous segment signal and sample the synchronous segment signal according to the sampling baud rate to obtain synchronous sampling data;

[0032] The target determination module is configured to determine a target baud rate from the preliminary baud rate and the adjacent baud rate according to the synchronous sampling data.

[0033] In a third aspect, an embodiment of the present invention provides a baud rate detection device, including:

[0034] one or more processors;

[0035] a memory for storing one or more programs;

[0036] When the one or more programs are executed by the one or more processors, the one or more processors implement the baud rate detection method provided by any embodiment of the present invention.

[0037] In a fourth aspect, an embodiment of the present invention provides a storage medium comprising computer-executable instructions, which, when executed by a computer processor, are used to execute the baud rate detection method provided by any embodiment of the present invention.

[0038] Embodiments of the present invention provide a baud rate detection method, apparatus, device, and storage medium. The method preliminarily determines the system baud rate range by the transmission duration of a signal interval segment, further sets a matching sampling baud rate to sample the signal synchronization segment, and distinguishes similar baud rates within the baud rate range based on the sampling results. This solves the problem of being unable to achieve high-precision baud rate detection when the timer frequency is insufficient, increases the number of baud rates that an adaptive baud rate communication system can be compatible with, and saves the system's computing resources and hardware costs. BRIEF DESCRIPTION OF THE DRAWINGS

[0039] Figure 1 A flow chart of a baud rate detection method provided in Example 1 of the present invention;

[0040] Figure 2 Schematic diagram of the frame header structure in the prior art;

[0041] Figure 3 A flow chart of a baud rate detection method provided in the second embodiment of the present invention;

[0042] Figure 4 A schematic diagram of the time domain structure of a synchronization segment signal provided in the second embodiment of the present invention;

[0043] Figure 5 A schematic diagram of a partial time domain structure of a sampling signal provided in the second embodiment of the present invention;

[0044] Figure 6 A schematic diagram of a partial time domain structure of a local clock signal provided in the second embodiment of the present invention;

[0045] Figure 7 A flow chart of a baud rate detection method provided in Example 2 of the present invention;

[0046] Figure 8 This is a diagram of a serial port tool communication verification interface provided by the second embodiment of the present invention;

[0047] Figure 9 This is another serial port tool communication verification interface diagram provided in the second embodiment of the present invention;

[0048] Figure 10This is another serial port tool communication verification interface diagram provided in the second embodiment of the present invention;

[0049] Figure 11 This is another serial port tool communication verification interface diagram provided in the second embodiment of the present invention;

[0050] Figure 12 A schematic structural diagram of a baud rate detection device provided in Embodiment 3 of the present invention;

[0051] Figure 13 This is a structural diagram of a baud rate detection device provided in Example 4 of the present invention. DETAILED DESCRIPTION

[0052] The present invention will be further described in detail below with reference to the accompanying drawings and examples. It will be understood that the specific embodiments described herein are intended only to illustrate the present invention and are not intended to limit the present invention. It should also be noted that, for ease of description, the accompanying drawings only illustrate portions relevant to the present invention, not all structures.

[0053] Example 1

[0054] Figure 1 This is a flow chart of a baud rate detection method provided in Embodiment 1 of the present invention. This embodiment is applicable to situations where multiple baud rates are compatible in an adaptive baud rate communication system. The method can be performed by a baud rate detection device, which can be implemented in hardware and / or software and can generally be integrated into an electronic device, such as a computer. The method specifically includes:

[0055] Step 110: Receive the interval signal and record the interval transmission duration, and obtain the preliminary baud rate according to the interval transmission duration.

[0056] The interval signal may be a synchronization interval in the communication signal. The interval transmission duration may be the duration from the start of receiving the interval signal to the completion of receiving the interval signal. The preliminary baud rate may be a baud rate determined based on the transmission speed of the interval signal and may be a baud rate compatible with the system.

[0057] The interval signal is used for synchronization between communication nodes. Reception can be initiated when the level indicating the start of the signal is detected, and completed when the level indicating the end of the signal is detected. The duration from the start of reception to the completion of the signal is recorded as the interval transmission duration. It is worth noting that the interval transmission duration can be recorded using a timer in the system. The frequency of this timer can be selected according to the conventional methods of those skilled in the art, and there is no need to select a higher frequency.

[0058] Figure 2 This is a schematic diagram of the frame header structure in the prior art. Figure 2As shown, the synchronization interval in the frame header contains at least 13 bits of dominant level, marking the beginning of a frame; it also contains at least one recessive level, marking the start bit of the synchronization segment, allowing the receiver to accurately determine the starting position of the synchronization segment. By recording the time when the dominant and recessive levels begin to be received, the duration of the interval transmission can be determined. Specifically, when a low level is received during the synchronization interval, a timer is started; when a high level is received during the synchronization interval, the number of timer pulses is counted to determine the duration of the interval transmission.

[0059] Optionally, obtaining a preliminary baud rate based on the interval transmission duration may include: determining whether the interval transmission duration is greater than an interval duration threshold; and obtaining a preliminary baud rate corresponding to the interval transmission duration if it is determined that the interval transmission duration is greater than the interval duration threshold.

[0060] The interval duration threshold is the minimum time required for the system to complete the transmission of the interval signal.

[0061] Before determining the interval transmission duration, the recorded interval transmission duration can also be verified to ensure that the received signal is a complete interval segment signal. tim The maximum baud rate f that the system can be compatible with max , the interval duration threshold data = 10*f can be calculated tim / f max , which is the number of timer pulses required for the system to transmit the interval signal at the maximum baud rate. Therefore, when it is determined that the interval transmission duration is greater than the interval duration threshold, it can be determined that the interval signal is fully transmitted, and the interval transmission duration is obtained.

[0062] The above technical solution can ensure that the interval signal is received completely, avoiding errors in the interval transmission duration and the corresponding initial baud rate.

[0063] Based on the interval transmission duration and the length of the interval signal, the transmission speed of the interval signal can be calculated, thereby determining a preliminary baud rate. Optionally, depending on system settings, the length of the interval signal can be a range, for example, in the range of 10 to 15 bytes. Therefore, based on the interval signal length range and the interval transmission duration, a transmission speed range or estimated value of the interval signal can be determined. Further, from the different baud rates compatible with the system, a preliminary baud rate within the interval signal transmission speed range, or a preliminary baud rate closest to the estimated value, can be determined.

[0064] Step 120: If there is a baud rate adjacent to the preliminary baud rate, set a sampling baud rate that matches the preliminary baud rate.

[0065] The adjacent baud rate may be a baud rate other than the initial baud rate compatible with the system, and the difference between the adjacent baud rate and the initial baud rate is less than the minimum baud rate difference that can be distinguished by the signal receiving end. The sampling baud rate may be the baud rate of the sampling signal used to sample the received signal, indicating the number of samples per unit time.

[0066] If the system's compatible baud rates are adjacent to the preliminary baud rate, both rates may be within the transmission speed range of the interval signal, making them indistinguishable. Therefore, further detection of the actual baud rate currently used by the system is necessary. Based on the determined preliminary baud rate, a sampling baud rate can be set for sampling subsequent received signals. This ensures that the sampling results for subsequent signals transmitted at the preliminary baud rate and at the adjacent baud rate are different. Thus, the actual baud rate currently used by the system can be determined from the preliminary baud rate and the adjacent baud rate.

[0067] Step 130: Receive the synchronization segment signal, and sample the synchronization segment signal according to the sampling baud rate to obtain synchronous sampling data.

[0068] The synchronization segment signal may be a synchronization segment in a communication signal, and the synchronization sampling data may be a sampling result obtained by sampling the received synchronization segment signal at a sampling baud rate.

[0069] Optional, such as Figure 2 As shown in the figure, the synchronization segment transmitted after the synchronization interval segment can contain a character field, including a start bit, 8 data bits, and a stop bit. The synchronization segment signal can be received by identifying the rising and falling edges of the level. The level changes of the synchronization segment signal at different time domain positions can be obtained through sampling.

[0070] Optionally, receiving the synchronization segment signal may include: when confirming the start bit of the synchronization segment signal, writing the start bit level signal to the 0th bit of the synchronization check array; repeatedly writing the change level signal to the next bit of the synchronization check array when the level change of the synchronization segment signal is detected, until confirming the receipt of the stop bit of the synchronization segment signal; and completing the reception of the synchronization segment signal when determining that the value of the synchronization check array is equal to the synchronization segment set value.

[0071] The synchronization check array may be a created array having ten data bits. The synchronization segment setting value may be a binary data value corresponding to the level state of each bit of the synchronization segment signal.

[0072] Optionally, if the synchronization segment signal is correctly and completely received, the 0th bit of the synchronization segment setting value is 0, corresponding to the low level of the start bit of the synchronization segment signal. Bits 1-8 respectively record the level changes of the 1st-8th data bits of the synchronization segment signal. The 9th bit is 1, corresponding to the high level of the stop bit of the synchronization segment signal. Therefore, if the value of the synchronization check array is equal to the synchronization segment setting value, it can be confirmed that the reception of the synchronization segment signal is complete.

[0073] For example, Figure 2 The synchronization segment setting value corresponding to the synchronization segment structure shown in can be 0 at the 0th bit, 0x55 of the byte composed of the 1st to 8th bits, and 1 at the 9th bit.

[0074] Step 140: Determine a target baud rate from the preliminary baud rate and the adjacent baud rates based on the synchronous sampling data.

[0075] The target baud rate may be the actual baud rate currently used by the system, or may be a preliminary baud rate or an adjacent baud rate.

[0076] The synchronization segment signal is sampled based on the sampling baud rate. When the synchronization segment signal is transmitted at the preliminary baud rate and at the adjacent baud rate, the obtained synchronization sampling data is different. Therefore, the target baud rate of the system can be determined from the preliminary baud rate and the adjacent baud rate based on the synchronization sampling data.

[0077] The technical solution of this embodiment obtains the preliminary baud rate by recording the interval transmission duration of the interval segment signal, and sets the sampling baud rate accordingly when there is an adjacent baud rate to the preliminary baud rate, so as to sample the synchronization segment signal. According to the obtained synchronous sampling data, the target sampling rate can be determined from the preliminary baud rate and the adjacent baud rate according to the synchronous sampling data, which solves the problem that high-precision baud rate detection cannot be achieved when the timer frequency is insufficient, increases the number of baud rates that the adaptive baud rate communication system can be compatible with, and saves the system's computing resources and hardware costs.

[0078] Example 2

[0079] Figure 3 A flowchart of a baud rate detection method provided in the second embodiment of the present invention, which is further refined based on the above technical solution, can be the setting of the sampling baud rate that matches the preliminary baud rate, which can include: determining the first signal period corresponding to the preliminary baud rate and the second signal period corresponding to the adjacent baud rate; determining the synchronous sampling period based on the first signal period and the second signal period so that the sampling position of the distinguishing bit of the synchronous sampling array is between the first signal period and the second signal period; setting the sampling baud rate corresponding to the sampling period. The method specifically includes:

[0080] Step 210: Receive the interval signal and record the interval transmission duration, and obtain the preliminary baud rate according to the interval transmission duration.

[0081] Optionally, obtaining the preliminary baud rate based on the interval transmission duration may include: determining the transmission duration interval in the interval transmission duration in the baud rate lookup table; and determining the baud rate corresponding to the transmission duration interval in the baud rate lookup table as the preliminary baud rate.

[0082] The baud rate lookup table may be table data recording the correspondence between various baud rates compatible with the system and transmission duration intervals. The transmission duration interval may be a range of interval transmission durations required for interval signals with lengths set within a certain range at various baud rates compatible with the system.

[0083] The baud rate lookup table can be pre-set based on the compatible baud rates and interval signal length ranges set by the system. The transmission duration interval within which the interval transmission duration falls can be found in the baud rate lookup table, and then the baud rate corresponding to the corresponding transmission duration interval can be determined as the preliminary baud rate based on the corresponding relationship in the baud rate lookup table.

[0084] It should be noted that the transmission duration intervals corresponding to the compatible baud rates that are adjacent to each other in the system have overlapping portions. Optionally, the transmission duration interval corresponding to each compatible baud rate may be pre-stored in a baud rate lookup table. When the number of transmission duration intervals in which the interval transmission duration is queried is greater than one, only the baud rate corresponding to one transmission duration interval is obtained as the preliminary baud rate. Optionally, only one baud rate and its corresponding transmission duration interval among the adjacent baud rates may be pre-stored in the baud rate lookup table. In this case, the baud rates stored in the baud rate lookup table are not adjacent to each other, and the transmission duration intervals do not overlap. Therefore, there is only one transmission duration interval in which the interval transmission duration is queried, and the baud rate corresponding to this transmission duration interval can be determined as the preliminary baud rate.

[0085] For example, in a LIN communication system, when the system's compatible baud rates include 4800 bit / s, 9600 bit / s, 10147 bit / s, 14400 bit / s, 19200 bit / s, and 20000 bit / s, 9600 bit / s and 10147 bit / s, and 19200 bit / s and 20000 bit / s can be adjacent baud rates. Assuming the system timer frequency is 57600 bit / s and the interval signal length ranges from 10 to 15 bytes, a pre-set baud rate lookup table is shown in Table 1.

[0086] Table 1

[0087] Baud rate value Minimum transmission interval Maximum transmission interval duration 4800 bit / s 120 180 9600 bit / s 60 90 14400 bit / s 40 60 19200 bit / s 30 40

[0088] The above technical solution quickly determines the preliminary baud rate that matches the interval transmission duration through a pre-set baud rate lookup table, avoids complex calculation processes, and improves the speed of baud rate detection.

[0089] Step 220: If there is an adjacent baud rate to the preliminary baud rate, determine a first signal period corresponding to the preliminary baud rate and a second signal period corresponding to the adjacent baud rate.

[0090] The first signal period may be a pulse period when the signal is transmitted at the preliminary baud rate, and the second signal period may be a pulse period when the signal is transmitted at the adjacent baud rate.

[0091] Step 230: Determine a synchronous sampling period according to the first signal period and the second signal period, so that a sampling position of a distinguishing bit of the synchronous sampling data is between the first signal period and the second signal period.

[0092] The synchronous sampling period may be a pulse period of the sampling signal. The distinguishing bit of the synchronous sampling array may be a data bit that reflects the difference in sampling results between a signal transmitted at the initial baud rate and a signal transmitted at an adjacent baud rate. The sampling position may be a time domain position at which the signal is sampled.

[0093] If the signal is transmitted at the initial baud rate, a level change may occur during the first signal cycle. If the signal is transmitted at an adjacent baud rate, the same level change may occur during the second signal cycle. Sampling the signal at a sampling location between the first and second signal cycles yields different results when the signal is transmitted at the initial baud rate and the adjacent baud rate. Therefore, setting the synchronous sampling period accordingly allows the distinguishing bit of the synchronously sampled data to distinguish between the initial baud rate and the adjacent baud rate.

[0094] For example, Figure 4 This is a schematic diagram of the time domain structure of a synchronization segment signal provided in Example 2 of the present invention. The upper and lower time domain waveforms in the figure correspond to synchronization segment signals transmitted at 19200 bit / t / s and 20000 bit / s, respectively. The waveform between the two, represented by the dotted line, illustrates the sampling signal. As shown by the vertical dotted line in the figure, it can be seen that the rising edge positions of the start bits of the two signal structures are different. When sampling between the two rising edge positions, a low-level signal is sampled in the waveform transmitted at 19200 bit / t / s, while a high-level signal is sampled in the waveform transmitted at 20000 bit / s. The sampling result is written into the distinguishing bit of the synchronous sampling data, which can be used to distinguish the two baud rates.

[0095] Step 240: Set the sampling baud rate corresponding to the synchronous sampling period.

[0096] The sampling baud rate of the sampled signal can be determined according to the synchronous sampling period of the sampled signal. Specifically, the sampling baud rate can be the reciprocal of the synchronous sampling period.

[0097] Step 250: Receive the synchronization segment signal, and sample the synchronization segment signal according to the sampling baud rate to obtain synchronous sampling data.

[0098] For example, Figure 5 This is a schematic diagram of a partial time domain structure of a sampling signal provided by the second embodiment of the present invention. Figure 5 Yes Figure 4 The start bit of the synchronization segment signal and the amplification of the sampling signal are shown in Figure 2. A character field in the sampled signal includes one start bit, eight data bits, and one stop bit. One character field can be used to capture the level state of the synchronization segment signal. Therefore, assuming the sampling baud rate is x, the start bit of the sampling signal and data bits 0 through 6 correspond to a total of 8*1 / x time. The midpoint of the seventh data bit needs to be between the rising edges of the two synchronization segment signals. Therefore, 8.5*1 / x can be set between 1 / 19200 and 1 / 20000. Based on the calculation of 8.5*1 / x = 1 / 19600, the sampling baud rate x can be set to 166600 bit / s.

[0099] Accordingly, Figure 5 The sampling signal shown may obtain synchronous sampling data of 0x00 by sampling the synchronization segment signal with a transmission baud rate of 19200 bit / s, and may obtain synchronous sampling data of 0x80 by sampling the synchronization segment signal with a transmission baud rate of 20000 bit / s.

[0100] Optionally, based on the same method, when the preliminary baud rate and the adjacent baud rate are 9600 bit / s and 10147 bit / s, the sampling baud rate x can be set to 83925 bit / s according to the calculation 8.5 / x=((1 / 9600)-(1 / 10147)) / 2+1 / 10147.

[0101] Optionally, sampling the synchronization segment signal according to the sampling baud rate to obtain the synchronization sampling data may include: generating a synchronization sampling signal and a local clock signal according to the sampling baud rate; and sampling the synchronization segment signal using the synchronization sampling signal and the local clock signal to obtain the synchronization sampling data.

[0102] The synchronous sampling signal can be a signal with a sampling baud rate used to sample the synchronization segment signal. The local clock signal can be a baud rate clock generated locally at the receiving end and used to record the sampling interval, thereby implementing sampling at the sampling baud rate. The clock signal frequency of the local clock signal is a target multiple of the sampling baud rate. The clock signal frequency can be the number of pulse periods of the local clock signal per unit time. The target multiple can be determined based on the oversampling design requirements. For example, for a common 16x oversampling design, the target multiple is 16.

[0103] The time interval between two samplings can be determined according to the number of pulses of the local clock signal, so that signal sampling at a specific frequency can be achieved.

[0104] The above technical solution replaces the method of setting a clock signal for transmission synchronization at the communication interface in the existing technology by setting a clock signal for sampling locally at the receiving end, avoiding interference with other operations in the communication transmission, improving the robustness of the system while reducing the hardware requirements and cost of the system; and generating a local clock signal based on oversampling technology, thereby improving the sampling resolution and the signal quality of the sampling results, and reducing the noise in the received signal.

[0105] Optionally, sampling the synchronization segment signal using the synchronization sampling signal and the local clock signal to obtain the synchronization sampling data may include: confirming that the synchronization segment start bit of the synchronization segment signal is detected, and starting to record the oversampling cycle of the local clock signal; sampling the synchronization segment signal at the midpoint of each sampling data bit of the synchronization sampling signal according to the number of recorded oversampling cycles, and writing the sampling results into the synchronization sampling data.

[0106] The synchronization segment start bit may be the start bit of the synchronization segment, located at the beginning of the synchronization segment signal. The oversampling period may be the level change period of the local clock signal. The sampled data bit midpoint may be the time domain middle position of the data bit of the synchronous sampling signal.

[0107] When the synchronization segment start bit of the synchronization segment signal is detected, the synchronization sampling signal and the local clock signal can be synchronously triggered. By recording the number of oversampling cycles of the local clock signal, a sampling operation can be performed when the midpoint of a data bit of the synchronization sampling signal is reached, based on the relationship between the clock signal frequency and the multiple of the sampling baud rate. This allows the data bits of the synchronization segment signal to be captured and written into the synchronization sampling data. Therefore, the synchronization sampling data includes data collected at different locations in the synchronization segment signal at the midpoint of each data bit of the synchronization sampling signal. The data in the differentiating bits can reflect the difference in sampling results between the synchronization segment signal transmitted at the initial baud rate and the synchronization segment signal transmitted at the adjacent baud rate, and can therefore be used to determine the baud rate used for synchronization segment signal transmission.

[0108] The above technical solution controls the sampling position to be at the midpoint of the data bit of the sampling signal according to the local clock signal, thereby avoiding the sampling error caused by the jitter of the pulse edge and improving the reliability of the baud rate detection.

[0109] Optionally, the midpoint of each sampling data bit of the synchronous sampling signal may include a collection position corresponding to three oversampling cycles; sampling the synchronization segment signal at the midpoint of each sampling data bit of the synchronous sampling signal may include: sampling the synchronization segment signal at the positions of three oversampling cycles corresponding to the midpoint of each sampling data bit of the synchronous sampling signal, and writing the majority value of the three sampling results into the synchronous sampling data.

[0110] For example, Figure 6 This is a partial time domain structure diagram of a local clock signal provided in the second embodiment of the present invention. Figure 6 Yes Figure 5 Figure 1 shows the amplification of bit 7 of the sampling signal. If the local clock signal frequency is 16 times that of the sampling signal, the sampling signal can be sampled at the 7th, 8th, and 9th times of each data bit, and the sampling results that appear at least twice are written into the synchronous sampling data.

[0111] Correspondingly, after setting the sampling baud rate corresponding to the synchronous sampling period, the method may further include: checking whether the position of each redundant oversampling is between the first signal period and the second signal period when redundant oversampling is performed on the synchronization segment signal at the sampling baud rate.

[0112] For example, in Figures 4 to 6 In the example shown, after setting the sampling baud rate x to 166600 bit / t / s, based on the sampling baud rate x satisfying the conditions 1 / 20000<8 / x+7 / (x*16)<1 / 19200 and 1 / 20000<8 / x+9 / (x*16)<1 / 19200, it is confirmed that when the 7th, 8th, and 9th redundant sampling of each data bit of the sampled signal is performed between the first signal period and the second signal period, the sampling baud rate can be set to 166600 bit / t / s.

[0113] The above technical solution utilizes oversampling technology to realize redundant sampling design of the signal, further improving the reliability of the baud rate detection method.

[0114] Optionally, based on the recorded number of oversampling cycles, the synchronization segment signal is sampled at the midpoint of each sampling data bit of the synchronization sampling signal, and the sampling result is written into the synchronization sampling data. This may include: when the number of recorded oversampling cycles reaches 1.5 times the target multiple, the synchronization segment signal is sampled once, and the sampling result is written into the 0th bit of the sampling data; and when the number of recorded oversampling cycles increases to the target multiple, the synchronization segment signal is sampled once, and the sampling results are sequentially written into the bit positions of the synchronization sampling data until the sampling stop bit of the synchronization sampling signal is reached, to obtain the synchronization sampling data.

[0115] The sampling stop bit may be a level used to mark the end of a byte field of the synchronous sampling signal, and is located at the end of each byte field of the synchronous sampling signal.

[0116] When the synchronization segment start bit is detected, the local clock signal and the synchronous sampling signal are synchronously triggered. The byte field of the synchronous sampling signal can include one start bit, eight data bits, and one stop bit. Therefore, when the number of oversampling cycles reaches 1.5 times the target multiple, a sample is taken at the midpoint of the first sampled data bit of the synchronous sampling signal. When the oversampling cycle continues to increase by the target multiple, a sample is taken at the midpoint of the second sampled data bit of the synchronous sampling signal, and this cycle repeats until the stop bit is sampled.

[0117] The above sampling results are sequentially written into each bit of the synchronous sampling data. When the synchronization segment signal is transmitted at the initial sampling rate and at the adjacent sampling rate, it can be determined that there is no difference between bits 0 to 6 of the synchronous sampling data. When the data at bit 7 is sampled, the synchronization segment signal has already undergone a level jump when the transmission frequency is high, but has not undergone a level jump when the transmission frequency is low. Therefore, the 7th bit of the obtained synchronous sampling data is a distinguishing bit, and the data at this bit can be used to determine the baud rate adopted for synchronization segment signal transmission.

[0118] Optionally, when the number of recorded oversampling cycles increases to a target multiple, the synchronization segment signal is sampled once, and the sampling results are sequentially written into the bits of the synchronization sampling data until the sampling stop bit of the synchronization sampling signal is reached, and after the synchronization sampling data is obtained, it may also include: repeatedly confirming that the sampling start bit of the synchronization sampling signal is detected, starting to record the oversampling cycle of the local clock signal, and sampling the synchronization segment signal at the midpoint of each sampling data bit of the synchronization sampling signal according to the number of recorded oversampling cycles, and writing the sampling results into the synchronization sampling data until the synchronization segment stop bit of the synchronization segment signal is detected.

[0119] The sampling start bit can be a level that marks the beginning of each byte field of the synchronous sampling signal and can be located at the first bit of each byte field of the synchronous sampling signal. The synchronization segment stop bit can be a level that marks the end of the synchronization segment and can be located at the last bit of the synchronization segment signal.

[0120] By repeatedly sampling the data bits of the synchronization segment signal, synchronized sampled data generated by multiple acquisition results can be obtained, thereby determining the transmission baud rate of the synchronization segment signal. Optionally, the synchronized sampled data can be a synchronized sampled array, where each data value constituting the array corresponds to a sampling result for each byte field of the synchronized sampled signal.

[0121] The above technical solution samples each data bit of the synchronization segment signal and generates corresponding synchronous sampling data. The actual baud rate of the system can be determined based on multiple synchronous sampling data, forming a redundant design and further improving the reliability of baud rate detection.

[0122] For example, in Figures 4 to 6 In the example shown, after confirming the start bit of the synchronization segment signal, the system waits 24 oversampling cycles and then begins sampling the first data bit at the midpoint of the data bit. Subsequent sampling occurs every 16 oversampling cycles. Each sampling cycle consists of three consecutive samples, and the majority value is determined as the sampled value. Therefore, when the synchronization segment signal is transmitted at a sampling rate of 19200 bit / s, the synchronized sampled data for each data bit can be 0x00, resulting in the synchronized sample array [0x00, 0x00, 0x00, 0x00, 0x00]. When the synchronization segment signal is transmitted at a sampling rate of 20000 bit / s, the synchronized sampled data for each data bit can be 0x80, resulting in the synchronized sample array [0x80, 0x80, 0x80, 0x80, 0x80].

[0123] Step 260: Determine a target baud rate from the preliminary baud rate and the adjacent baud rates based on the synchronous sampling data.

[0124] For example, in Figures 4 to 6 In the example shown, the target baud rate can be determined to be 19200 bit / s according to the synchronous sampling array [0x00, 0x00, 0x00, 0x00, 0x00], or the target baud rate can be determined to be 20000 bit / s according to the synchronous sampling array [0x80, 0x80, 0x80, 0x80, 0x80].

[0125] For example, Figure 7 This is a flow chart of a baud rate detection method provided by the second embodiment of the present invention. Figure 7As shown, when the GPIO (General-Purpose Input / Output) port is detected as low, it is confirmed that the Break segment (synchronous interval segment) has begun to be received, and the TIM timer (General-Purpose Timer) starts timing. When the GPIO port is detected as high, the TIM timer timing cnt is obtained. It is determined whether cnt is greater than the preset threshold data, where data = 10*f tim / f max , f tim is the TIM timer frequency, f max Is the maximum baud rate compatible with the system? If not, continue to re-detect the start of the Break segment. If so, query a preset table based on the timing cnt, such as Table 1 provided in the embodiment of the present invention, to obtain the current preliminary baud rate. If the preliminary baud rate has an adjacent baud rate, write the corresponding sampled baud rate to the MCU (Microcontroller Unit) and continue receiving the Syn segment. If the preliminary baud rate does not have an adjacent baud rate, write the preliminary baud rate to the MCU, completing the system baud rate detection.

[0126] If the GPIO port continues to be detected as low, the Syn segment is determined to have begun, and the current signal level status is written to the preset synchronization check array bit[]. If a level change is detected, the level change status is written to each bit in the array bit[] in sequence until the Syn segment is received. In the array bit[], if bit[0] is 0, bits[1-8] are 0x55, and bit[9] is 1, the Syn segment is confirmed to have been received correctly.

[0127] While receiving the Syn segment, the Syn segment is sampled at the set sampling baud rate to obtain synchronized sampled data. The synchronized sampled data value is determined. If it is [0x00, 0x00, 0x00, 0x00, 0x00], the target baud rate is determined to be the smaller of the preliminary baud rate and the adjacent baud rate. If it is [0x80, 0x80, 0x80, 0x80, 0x80], the target baud rate is determined to be the larger of the preliminary baud rate and the adjacent baud rate. The determined target baud rate is written to the MCU, completing the system's baud rate detection.

[0128] For example, Figure 8 and Figure 9 This is a serial port tool communication verification interface diagram provided by the second embodiment of the present invention. When it is preliminarily determined that the system uses 19200bit / s or 20000bit / s communication, the method based on the embodiment of the present invention can detect the target baud rate used by the system. Specifically, if the array obtained is 0x80, such as Figure 8As shown, it can be determined that the current actual baud rate of the system is 20000 bit / s; if the array is 0x00, such as Figure 9 As shown, it can be determined that the current actual baud rate of the system is 19200 bit / s.

[0129] For example, Figure 10 and Figure 11 This is a serial port tool communication verification interface diagram provided by the second embodiment of the present invention. When it is preliminarily determined that the system uses 9600bit / s or 10147bit / s communication, the method based on the embodiment of the present invention can detect the target baud rate used by the system. Specifically, if the array obtained is 0x80, such as Figure 10 As shown, it can be determined that the current actual baud rate of the system is 10147bit / s; if the array is 0x00, such as Figure 11 As shown in the figure, it can be determined that the current actual baud rate of the system is 9600 bit / s.

[0130] The technical solution of this embodiment sets the sampling baud rate according to the period difference between the preliminary baud rate and the adjacent baud rate that needs to be distinguished, so as to sample the received synchronization segment signal, so that the sampling result includes the difference sampling results when the synchronization segment signal is transmitted at the preliminary baud rate and at the adjacent baud rate, thereby determining the actual baud rate of the system based on the synchronous sampling data obtained by sampling, solving the problem that high-precision baud rate detection cannot be achieved when the timer frequency is insufficient, increasing the number of baud rates that the adaptive baud rate communication system can be compatible with, and saving the system's computing resources and hardware costs.

[0131] Example 3

[0132] Figure 12 A schematic diagram of the structure of a baud rate detection device provided in the third embodiment of the present invention is shown in FIG. Figure 12 As shown, the baud rate detection device includes: a preliminary acquisition module 310, a sampling setting module 320, a synchronous sampling module 330 and a target determination module 340, wherein,

[0133] A preliminary acquisition module 310 is configured to receive an interval signal and record the interval transmission duration, and obtain a preliminary baud rate based on the interval transmission duration;

[0134] The sampling setting module 320 is configured to set a sampling baud rate that matches the preliminary baud rate if there is a baud rate adjacent to the preliminary baud rate;

[0135] The synchronous sampling module 330 is used to receive the synchronous segment signal and sample the synchronous segment signal according to the sampling baud rate to obtain synchronous sampling data;

[0136] The target determination module 340 is configured to determine a target baud rate from a preliminary baud rate and adjacent baud rates according to the synchronous sampling data.

[0137] The technical solution of this embodiment obtains the preliminary baud rate by recording the interval transmission duration of the interval segment signal, and sets the sampling baud rate accordingly when there is an adjacent baud rate to the preliminary baud rate, so as to sample the synchronization segment signal. According to the obtained synchronous sampling data, the target sampling rate can be determined from the preliminary baud rate and the adjacent baud rate according to the synchronous sampling data, which solves the problem that high-precision baud rate detection cannot be achieved when the timer frequency is insufficient, increases the number of baud rates that the adaptive baud rate communication system can be compatible with, and saves the system's computing resources and hardware costs.

[0138] Optionally, the preliminary acquisition module 310 may include: an interval query submodule, used to determine the transmission duration interval in which the interval transmission duration is located in the baud rate query table; and a preliminary determination submodule, used to determine the baud rate in the baud rate query table that has a corresponding relationship with the transmission duration interval as the preliminary baud rate.

[0139] Optionally, the sampling setting module 320 may include: a signal period submodule, used to determine a first signal period corresponding to the preliminary baud rate and a second signal period corresponding to the adjacent baud rate; a sampling period submodule, used to determine a synchronous sampling period based on the first signal period and the second signal period, so that the sampling position of the distinguishing bit of the synchronous sampling data is between the first signal period and the second signal period; and a baud rate setting submodule, used to set the sampling baud rate corresponding to the synchronous sampling period.

[0140] Optionally, the synchronous sampling module 330 may include: a clock generation submodule, used to generate a synchronous sampling signal and a local clock signal according to the sampling baud rate; the synchronous sampling signal has the sampling baud rate, and the clock signal frequency of the local clock signal is a target multiple of the sampling baud rate; a clock sampling submodule, used to use the synchronous sampling signal and the local clock signal to sample the synchronous segment signal to obtain the synchronous sampling data.

[0141] Optionally, the clock sampling submodule may include: a clock recording unit, used to confirm that the synchronization segment start bit of the synchronization segment signal is detected and start recording the oversampling cycle of the local clock signal; a midpoint sampling unit, used to sample the synchronization segment signal at the midpoint of each sampling data bit of the synchronization sampling signal according to the number of recorded oversampling cycles, and write the sampling result into the synchronization sampling data.

[0142] Optionally, the midpoint sampling unit may include: a first sampling subunit, used to sample the synchronization segment signal once when the number of recorded oversampling cycles reaches 1.5 times the target multiple, and write the sampling result into the 0th bit of the synchronization sampling data; a repeated sampling subunit, used to repeatedly perform sampling of the synchronization segment signal once when the number of recorded oversampling cycles increases to the target multiple, and write the sampling result into the bit positions of the synchronization sampling data in sequence until the sampling stop bit of the synchronization sampling signal is reached, to obtain the synchronization sampling data.

[0143] Optionally, the midpoint sampling unit may further include: an array sampling sub-unit, configured to repeatedly confirm the detection of the sampling start bit of the synchronous sampling signal, start recording the oversampling cycle of the local clock signal, and sample the synchronization segment signal at the midpoint of each sampling data bit of the synchronous sampling signal according to the number of recorded oversampling cycles, and write the sampling results into the synchronous sampling data until the synchronization segment stop bit of the synchronization segment signal is detected.

[0144] The baud rate detection device provided in the embodiment of the present invention can execute the baud rate detection method provided in any embodiment of the present invention, and has the corresponding functional modules and beneficial effects of the execution method.

[0145] Example 4

[0146] Figure 13 A structural diagram of a baud rate detection device provided in the fourth embodiment of the present invention is shown as follows: Figure 13 As shown, the baud rate detection device includes a processor 410, a memory 420, an input device 430 and an output device 440; the number of the processor 410 in the baud rate detection device can be one or more. Figure 13 In the embodiment, a processor 410 is used as an example; the processor 410, the memory 420, the input device 430 and the output device 440 in the baud rate detection device can be connected via a bus or other means. Figure 9 The bus connection is taken as an example.

[0147] The memory 420, as a computer-readable storage medium, can be used to store software programs, computer-executable programs, and modules, such as the program instructions / modules corresponding to the baud rate detection method in the embodiments of the present invention (for example, the preliminary acquisition module 310, the sampling setting module 320, the synchronous sampling module 330, and the target determination module 340 in the baud rate detection device). The processor 410 executes the software programs, instructions, and modules stored in the memory 420 to perform various functional applications and data processing of the baud rate detection device, thereby implementing the baud rate detection method described above.

[0148] The memory 420 may primarily include a program storage area and a data storage area. The program storage area may store an operating system and at least one application required for a function; the data storage area may store data created based on the use of the terminal, etc. Furthermore, the memory 420 may include high-speed random access memory and may also include non-volatile memory, such as at least one disk storage device, flash memory device, or other non-volatile solid-state memory device. In some instances, the memory 420 may further include a memory remotely located relative to the processor 410, and these remote memories may be connected to a baud rate detection device via a network. Examples of the aforementioned networks include, but are not limited to, the Internet, an intranet, a local area network, a mobile communication network, and combinations thereof.

[0149] The input device 430 may be used to receive input digital or character information and generate key signal input related to user settings and function control of the baud rate detection device. The output device 440 may include a display device such as a display screen.

[0150] Example 5

[0151] Embodiment 5 of the present invention further provides a storage medium containing computer-executable instructions, wherein the computer-executable instructions, when executed by a computer processor, are used to perform a baud rate detection method, including:

[0152] Receive the interval signal and record the interval transmission duration, and obtain the preliminary baud rate according to the interval transmission duration;

[0153] If there is a baud rate adjacent to the preliminary baud rate, setting the sampling baud rate to match the preliminary baud rate;

[0154] Receive the synchronization segment signal and sample the synchronization segment signal according to the sampling baud rate to obtain synchronous sampling data;

[0155] The target baud rate is determined from the preliminary baud rate and the adjacent baud rate according to the synchronous sampling data.

[0156] Of course, the computer executable instructions of the storage medium provided by the embodiment of the present invention are not limited to the operations of the method described above, but can also execute related operations in the baud rate detection method provided by any embodiment of the present invention.

[0157] Through the above description of the implementation methods, those skilled in the art can clearly understand that the present invention can be implemented with the help of software and necessary general-purpose hardware, and of course it can also be implemented by hardware, but in many cases the former is a better implementation method. Based on this understanding, the technical solution of the present invention is essentially or the part that contributes to the prior art can be embodied in the form of a software product, and the computer software product can be stored in a computer-readable storage medium, such as a computer floppy disk, read-only memory (ROM), random access memory (RAM), flash memory (FLASH), hard disk or optical disk, etc., including a number of instructions for enabling a computer device (which can be a personal computer, server, or network device, etc.) to execute the methods described in each embodiment of the present invention.

[0158] It is worth noting that in the embodiment of the above-mentioned baud rate detection device, the various units and modules included are only divided according to functional logic, but are not limited to the above-mentioned division, as long as the corresponding functions can be achieved; in addition, the specific names of the functional units are only for the convenience of distinguishing each other and are not used to limit the scope of protection of the present invention.

[0159] Although the present invention has been described in detail above using general explanations, specific embodiments, and experiments, it will be apparent to those skilled in the art that modifications and improvements may be made based on the present invention. Therefore, such modifications and improvements, which do not depart from the spirit of the present invention, are intended to be within the scope of protection claimed herein.

Claims

1. A baud rate detection method, characterized in that: include: Receive the interval signal and record the interval transmission duration, and obtain the preliminary baud rate according to the interval transmission duration; If there is a baud rate adjacent to the preliminary baud rate, setting a sampling baud rate that matches the preliminary baud rate; receiving a synchronization segment signal, and sampling the synchronization segment signal according to the sampling baud rate to obtain synchronous sampling data; A target baud rate is determined from the preliminary baud rate and the adjacent baud rates according to the synchronous sampling data.

2. The baud rate detection method according to claim 1, wherein The obtaining of a preliminary baud rate according to the interval transmission duration includes: In the baud rate query table, determine the transmission duration interval in which the interval transmission duration lies; The baud rate in the baud rate lookup table that has a corresponding relationship with the transmission duration interval is determined as the preliminary baud rate.

3. The baud rate detection method according to claim 1, wherein The setting of the sampling baud rate to match the preliminary baud rate includes: Determining a first signal period corresponding to the preliminary baud rate and a second signal period corresponding to the adjacent baud rate; determining a synchronous sampling period according to the first signal period and the second signal period, so that a sampling position of a distinguishing bit of the synchronous sampling data is between the first signal period and the second signal period; A sampling baud rate corresponding to the synchronous sampling period is set.

4. The baud rate detection method according to claim 1, wherein The step of sampling the synchronization segment signal according to the sampling baud rate to obtain synchronous sampling data includes: generating a synchronous sampling signal and a local clock signal according to the sampling baud rate; wherein the synchronous sampling signal has the sampling baud rate, and the clock signal frequency of the local clock signal is a target multiple of the sampling baud rate; The synchronous segment signal is sampled using the synchronous sampling signal and the local clock signal to obtain the synchronous sampling data.

5. The baud rate detection method according to claim 4, wherein: The step of sampling the synchronization segment signal using the synchronization sampling signal and the local clock signal to obtain the synchronization sampling data includes: Confirming that a synchronization segment start bit of the synchronization segment signal is detected, and starting to record an oversampling period of the local clock signal; According to the recorded number of oversampling cycles, the synchronization segment signal is sampled at the midpoint of each sampling data bit of the synchronization sampling signal, and the sampling result is written into the synchronization sampling data.

6. The baud rate detection method according to claim 5, wherein: The step of sampling the synchronization segment signal at the midpoint of each sampling data bit of the synchronization sampling signal according to the recorded number of oversampling cycles and writing the sampling result into the synchronization sampling data comprises: When the number of the recorded oversampling cycles reaches 1.5 times the target multiple, sampling the synchronization segment signal once, and writing the sampling result into the 0th bit of the synchronous sampling data; Repeating the process of sampling the synchronization segment signal once when the number of recorded oversampling cycles reaches the target multiple, and writing the sampling results into the bits of the synchronization sampling data in sequence until the sampling stop bit of the synchronization sampling signal, to obtain the synchronization sampling data.

7. The baud rate detection method according to claim 6, wherein: When the number of the recorded oversampling cycles increases reaches the target multiple during the repeated execution, sampling the synchronization segment signal once, and writing the sampling results into the bits of the synchronization sampling data in sequence until the sampling stop bit of the synchronization sampling signal is reached, and after obtaining the synchronization sampling data, the method further includes: Repeat the steps of confirming that a sampling start bit of the synchronous sampling signal is detected, starting to record an oversampling period of the local clock signal, sampling the synchronization segment signal at the midpoint of each sampling data bit of the synchronous sampling signal according to the number of the recorded oversampling periods, and writing the sampling result into the synchronization sampling data until a synchronization segment stop bit of the synchronization segment signal is detected.

8. A baud rate detection device, characterized in that: include: A preliminary acquisition module is used to receive the interval signal and record the interval transmission duration, and obtain the preliminary baud rate according to the interval transmission duration; a sampling setting module, configured to set a sampling baud rate that matches the preliminary baud rate if there is a baud rate adjacent to the preliminary baud rate; A synchronous sampling module, configured to receive a synchronous segment signal and sample the synchronous segment signal according to the sampling baud rate to obtain synchronous sampling data; The target determination module is configured to determine a target baud rate from the preliminary baud rate and the adjacent baud rate according to the synchronous sampling data.

9. A baud rate detection device, characterized in that: include: one or more processors; a memory for storing one or more programs; When the one or more programs are executed by the one or more processors, the one or more processors implement the baud rate detection method according to any one of claims 1 to 7.

10. A storage medium containing computer-executable instructions, characterized in that: When the computer executable instructions are executed by a computer processor, they are used to perform the baud rate detection method according to any one of claims 1 to 7.

Citation Information

Patent Citations

  • High-precision cascade frequency converter synchronization control method

    CN115102374A

  • Baud rate adjusting method of transceiver, computer equipment and computer program product

    CN118713789A

  • Data Read Synchronization from Phase Modulated Synchronization Fields in a Data Storage Device

    US20240420735A1

  • Baud rate granularity in single clock microcontrollers for serial port transmissions

    US6263033B1