Offline Formal Verification of Executable Models

A technology of traces and propositional formulas, applied in the field of offline formal verification of executable models, which can solve problems such as error-prone, time-consuming, and error-prone test cases.

CN102298549AActive Publication Date: 2011-12-28GM GLOBAL TECH OPERATIONS LLC
3 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
Publication Date
2011-12-28

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention refers to offline formal verification of executable models. A system and method for automatic formal verification of an executable system includes an assertion monitor configured to verify a system against an assertion in the specification. The assertion monitor includes a parser configured to generate a propositional formula representing an assertion in the specification using Boolean propositions, a filter configured to generate a trace of truth assignments for the propositional symbols and a trace verifier configured to verify the assertion using the trace of truth assignments for the propositional symbols and the propositional formula.
Need to check novelty before this filing date? Find Prior Art

Description

Background technique

[0001] Overall, the system development process includes a requirements development phase, a design and development phase, and a verification phase. Requirements can be characterized as documented needs for how a particular product or service should be implemented. More specifically, requirements may refer to statements that identify necessary functions, attributes, capabilities, characteristics, or qualities of a system. Requirements in the form of a requirements specification are used as input in the design phase of the system development process to design what elements and functions are necessary for a particular system.

[0002] Requirements specifications can be expressed in multiple languages. These languages ​​may be graphical or textual in nature, and may include, but are not limited to, transition systems (eg, state machines), event sequence diagrams (eg, situation or sequence diagrams), and structured English language. Systems are implemented u...

Examples

Embodiment Construction

[0046] Embodiments described herein relate generally to systems and methods for formal verification of executable systems, and more particularly to systems and methods for automated formal verification of executable systems against specified portions of a specification. The systems and methods employ a claims-based authentication process that is scalable to any size system and configured to operate with or without direct access to the system (ie, online or offline, respectively).

[0047]An online method using a formal verification system to generate a suite of test cases to verify specific claims from a specification. Typically, a statement is a true-false statement used to verify some property of a variable contained in a specification. Test cases are simulated by the system and the results are sent to the claim monitor for evaluation and verification of claims.

[0048] Using an offline method of formal verification systems, a set of traces representing the sequence of sys...