Instruction word processing circuit, chip and method

By adding a delay control unit to the instruction word transmission circuit and adjusting the transmission delay, the problem of offsetting the instruction word signal and the clock signal is solved, and the memory sampling accuracy of the high-bandwidth memory chip is improved.

CN115113926BActive Publication Date: 2025-08-12TENCENT TECHNOLOGY (SHENZHEN) CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202210430604.4
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-04-22
Publication Date
2025-08-12
Estimated Expiration
2042-04-22

AI Technical Summary

Technical Problem

In high bandwidth memory chips, offsets are prone to occur between the instruction word signal and the sampling clock signal, resulting in sampling errors and affecting the accuracy of stored data.

Method used

By adding a delay control unit to the instruction word transmission circuit and adjusting the transmission delay using the instruction word training state machine, the clock sampling edge is ensured to align with the center of the data window of the instruction word.

Benefits of technology

Improves memory sampling accuracy of instruction words and ensures that high bandwidth memory chips can perform operations correctly.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115113926B_ABST
    Figure CN115113926B_ABST
Patent Text Reader

Abstract

The present application discloses an instruction word processing circuit, chip, and method, which belong to the field of artificial intelligence technology. The instruction word processing circuit includes: an instruction word generation register, an instruction word sending circuit, an instruction word receiving circuit, and an instruction word training state machine; the instruction word generation register is electrically connected to the instruction word sending circuit; the instruction word training state machine is electrically connected to the instruction word generation register, the instruction word sending circuit, and the instruction word receiving circuit respectively; the instruction word sending circuit includes multiple delay control units, which are used to adjust the transmission delay of the instruction word in the instruction word sending circuit. By adding multiple delay control units in the instruction word transmission circuit, the transmission delay of the instruction word in the instruction word transmission circuit can be adjusted so that the center of the instruction word's data window is aligned with the clock sampling edge, which helps the memory to correctly sample the instruction word.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Processor, signal adjustment method, and computer system

    WO2022022537A1