A digital phase shifter, antenna and beam steering method

CN115514341BActive Publication Date: 2026-11-03WUHAN HONGXIN TELECOMM TECH CO LTD
View PDF 3 Cites 0 Cited by

Patent Information

Application Number
CN202211338254.5
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-10-28
Publication Date
2026-11-03
Estimated Expiration
2042-10-28

AI Technical Summary

Technical Problem

Traditional phase shifters are bulky, require mechanical adjustment, and have slow response speeds, making it difficult to meet the needs of miniaturization and rapid adjustment.

Method used

It adopts a digital phase shifter structure, which is integrated on a dielectric substrate and uses logic signal control circuits and multilayer circuit boards to achieve electric adjustment. It includes at least two switching circuits and logic signal control circuits, and uses phase connection lines of different lengths to achieve flexible control of phase shift phasor.

Benefits of technology

It achieves miniaturization and integration of the phase shifter, improves adjustment speed, and enables fast and flexible control of the antenna beam.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115514341B_ABST
    Figure CN115514341B_ABST
Patent Text Reader

Abstract

The application provides a kind of digital phase shifter, antenna and beam control method, belong to mobile communication technical field, including: at least two switching circuits, logic signal control circuit and dielectric substrate;At least two switching circuits and the logic signal control circuit are integrated on the dielectric substrate, at least two switching circuits are respectively connected with the logic signal control circuit;The dielectric substrate includes multilayer circuit board.The application realizes the electric adjustment of phase shifter by integrating digital phase shifter in circuit board, compared with traditional mechanical adjustment phase shifter, saves the space for installation, realizes miniaturization and integration, simultaneously, by changing the logic value of input signal, the phase of output signal is flexibly adjusted, realizes the control adjustment of antenna beam quickly.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of mobile communication technology, and in particular to a digital phase shifter, antenna, and beam control method. Background Technology

[0002] With the rapid development of base station antenna technology in the mobile communication field, base station antennas are being driven towards miniaturization, integration, and multifunctionality. Phase shifters, as a crucial component of antenna systems, control the feed power and phase of the antenna system's radiating elements to control the antenna beam, thus playing a vital role in antenna system design. Especially in the 5G and 6G eras, designing miniaturized, integrable phase shifters with fast response times has become a significant factor restricting antenna technology research.

[0003] Traditional phase shifters are bulky and require many auxiliary mechanical devices for adjustment, such as transmissions and levers, to assist in adjusting the phase shift response. This often occupies a very large space in the antenna system, and the speed of adjusting the electronic control phase response is very slow.

[0004] Therefore, to address the shortcomings of traditional phase shifters, a new phase shifter structure and corresponding control method need to be proposed. Summary of the Invention

[0005] This invention provides a digital phase shifter, antenna, and beam control method to solve the shortcomings of existing phase shifters, such as large size, inconvenience of mechanical adjustment, inflexibility, and slow response.

[0006] In a first aspect, the present invention provides a digital phase shifter, comprising:

[0007] At least two switching circuits, logic signal control circuits, and a dielectric substrate;

[0008] The at least two switching circuits and the logic signal control circuit are integrated on the dielectric substrate, and the at least two switching circuits are respectively connected to the logic signal control circuit;

[0009] The dielectric substrate includes a multilayer circuit board.

[0010] According to a digital phase shifter provided by the present invention, the switching circuit includes a first chip and a second chip, wherein the first chip and the second chip are N-bit chips, and N is a positive integer greater than 1;

[0011] The first chip and the second chip each include 2^N output signal ports, 1 input signal port, multiple control signal ports, and multiple ground ports.

[0012] According to a digital phase shifter provided by the present invention, the plurality of control signal ports include a plurality of digital control logic input voltage ports, logic selection ports, supply voltage ports and bypass capacitor ports.

[0013] According to a digital phase shifter provided by the present invention, the control signal ports between the first chip and the second chip, or the control signal ports between the switching circuits, are all connected through a logic signal control circuit.

[0014] The logic signal control circuit controls the plurality of digital control logic input voltage ports and the logic selection port to achieve logic signal selection input between different chips or between different switching circuits.

[0015] According to a digital phase shifter provided by the present invention, the output signal ports of the first chip and the second chip are connected in pairs through phase connection lines of different lengths;

[0016] Alternatively, the output signal ports of the switching circuits can be connected in pairs through the phase connection lines of different lengths;

[0017] The phase connection lines of different lengths correspond to different phase shift phasor response values.

[0018] According to a digital phase shifter provided by the present invention, the logic signal control circuit includes a microcontroller and a microcontroller logic control circuit interconnected with each other.

[0019] The microcontroller logic control circuit includes a logic control selection signal input line, a voltage supply signal line, and a signal input line.

[0020] The logic control selection signal input line is connected to the logic selection port in the switching circuit;

[0021] The voltage supply signal line is connected to the voltage supply port in the switching circuit;

[0022] The signal input line is connected to the input signal port in the switching circuit.

[0023] According to a digital phase shifter provided by the present invention, the switching circuit includes a phase input port and at least one phase output port, and the at least two switching circuits are connected by cascading or series connection.

[0024] Secondly, the present invention also provides an antenna, comprising:

[0025] Digital phase shifter network, radiating unit, reflector and power distribution network;

[0026] The radiating unit and the power distribution network are connected, and the radiating unit and the power distribution network are disposed on the front side of the reflector.

[0027] The digital phase-shifting network is disposed on the reverse side of the reflector, and the digital phase-shifting network includes multiple digital phase shifters.

[0028] Thirdly, the present invention also provides a beam control method, comprising:

[0029] The digital phase shifter generates different combinations of logic control signal values ​​based on the received logic control signals, and outputs different phase value responses at the output phase port based on the different combinations of logic control signal values.

[0030] Based on the different phase value responses, different phase differences are generated through a power distribution network connected to the digital phase shifter, and the different phase differences are transmitted to the radiation unit.

[0031] The radiating element generates different antenna beams based on the different phase differences.

[0032] According to a beam control method provided by the present invention, the number of different phase value responses is determined by a chip in the digital phase shifter, and the different phase differences are determined by the phase connection line length of the switching circuit in the digital phase shifter.

[0033] The digital phase shifter, antenna, and beam control method provided by this invention integrates the digital phase shifter onto a circuit board, enabling electric adjustment of the phase shifter. Compared with traditional mechanically adjusted phase shifters, this saves space and achieves miniaturization and integration. At the same time, by changing the logic value of the input signal, the phase of the output signal can be flexibly adjusted, enabling rapid control and adjustment of the antenna beam. Attached Figure Description

[0034] To more clearly illustrate the technical solutions in this invention or the prior art, the drawings used in the description of the embodiments or the prior art will be briefly introduced below. Obviously, the drawings described below are some embodiments of this invention. For those skilled in the art, other drawings can be obtained from these drawings without creative effort.

[0035] Figure 1 This is a schematic diagram of the digital phase shifter circuit structure provided by the present invention;

[0036] Figure 2 This is a schematic diagram of the chip in the digital phase shifter provided by the present invention;

[0037] Figure 3 This is a schematic diagram of the circuit structure of a single switch circuit provided by the present invention;

[0038] Figure 4 This is a schematic diagram of the circuit structure of the two switching circuits provided by the present invention;

[0039] Figure 5 This is a schematic diagram of the logic circuit control of the digital phase shifter provided by the present invention;

[0040] Figure 6 This is a schematic diagram of the antenna system structure provided by the present invention;

[0041] Figure 7 This is a schematic diagram of the antenna system power distribution network connection method provided by the present invention;

[0042] Figure 8 This is a flowchart illustrating the beam control method provided by the present invention.

[0043] Figure label:

[0044] 1: Radiation unit; 2: Reflector; 3: Power divider network; 4: Digital phase shifter network; 41: First switching circuit; 42 (41'): Second switching circuit; 43: Logic signal control circuit; 44: Dielectric substrate; 411: First chip; 411': Second chip; 41101 (41101'): Output signal RF1 port; 41102 (41102'): Output signal RF2 port; 41103 (41103'): Output signal RF3 port; 41 104 (41104'): Output signal RF4 port; 41105 (41105'): Input signal COM port; 41106 (41106'): Digital control logic input voltage V1 port; 41107 (41107'): Digital control logic input voltage V2 port; 41108 (41108'): Logic selection SEL port; 41109 (41109'): Supply voltage VDD port; 41110: Bypass capacitor VSS_CAP port. ; 412 (412'): Phase connection line; 41201 (41201'): First phase connection line; 41202 (41202'): Second phase connection line; 41203 (41203'): Third phase connection line; 41204 (41204'): Fourth phase connection line; 413: Control connection line; 41301 (41301'): Voltage V1 logic signal input line; 41302 (41302'): Voltage V2 logic signal input line; 4130 3 (41303'): Logic control signal selection input line; 41304 (41304'): Voltage supply signal input line; 41305: Ground control line; 414 (414'): Switch circuit input port; 415 (415'): Switch circuit output port; 431: Microcontroller; 432: Microcontroller control circuit; 43001: Logic control selection signal input line; 43002: Voltage supply signal line; 43003: Signal input line; IN: Digital phase shifter input. Detailed Implementation

[0045] To make the objectives, technical solutions, and advantages of this invention clearer, the technical solutions of this invention will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only some, not all, of the embodiments of this invention. All other embodiments obtained by those skilled in the art based on the embodiments of this invention without creative effort are within the scope of protection of this invention.

[0046] In the description of this invention, it should be noted that, unless otherwise explicitly specified and limited, the terms "installation," "connection," and "linking" should be interpreted broadly. For example, they can refer to a fixed connection, a detachable connection, or an integral connection; they can refer to a mechanical connection or an electrical connection; they can refer to a direct connection or an indirect connection through an intermediate medium; and they can refer to the internal connection of two components. Those skilled in the art can understand the specific meaning of the above terms in this invention based on the specific circumstances.

[0047] Figure 1 This is a schematic diagram of the digital phase shifter circuit structure provided by the present invention, as shown below. Figure 1 As shown, it includes:

[0048] At least two switching circuits, logic signal control circuits, and a dielectric substrate;

[0049] The at least two switching circuits and the logic signal control circuit are integrated on the dielectric substrate, and the at least two switching circuits are respectively connected to the logic signal control circuit;

[0050] The dielectric substrate includes a multilayer circuit board.

[0051] Specifically, the digital phase shifter proposed in this invention, which is electrically adjustable, includes a first switching circuit 41, a second switching circuit 42, a logic signal control circuit 43, and a dielectric substrate 44.

[0052] The first switching circuit 41 and the second switching circuit 42 are connected to the logic signal control circuit 43 and are both integrated in the dielectric substrate 44. It should be noted that the dielectric substrate 44 is a PCB circuit board with at least four layers.

[0053] The digital phase shifter proposed in this invention adopts an electric adjustment method and integrates each module on a dielectric substrate through a compact structure, which has the characteristics of miniaturization and integration.

[0054] Based on the above embodiments, the switching circuit includes a first chip and a second chip, wherein the first chip and the second chip are N-bit chips, and N is a positive integer greater than 1;

[0055] The first chip and the second chip each include 2^N output signal ports, 1 input signal port, multiple control signal ports, and multiple ground ports.

[0056] The plurality of control signal ports include a plurality of digital control logic input voltage ports, logic selection ports, supply voltage ports, and bypass capacitor ports.

[0057] Specifically, the specific structures of the first chip 411 and the second chip 411' used in the first switching circuit 41 and the second switching circuit 42 in this invention are as follows: Figure 2 As shown, this structure is a 2-bit chip, but it is not limited to this form and can also be other N-bit chip structures. It should be noted that this invention is described in the form of a special case. The digital phase shifter here uses two switching circuits, and each switching circuit uses two chips. The chips used are 2-bit chips with one input and one output. Of course, it is not limited to this form. It can be composed of multiple switching circuits, and each switching circuit can contain multiple pairs of chips. The chips can also take various forms.

[0058] Taking the first chip 411 as an example, this chip is 4*4mm. 2 The package has a total of 20 ports, including 4 output signal ports, 1 input signal port, 5 control signal ports, and 10 ground ports. The 4 output signal ports are: output signal RF1 port 41101; output signal RF2 port 41102; output signal RF3 port 41103; output signal RF4 port 41104; the 1 input signal port is the input signal COM port 41105; the 5 control signal ports are: digital control logic input voltage V1 port 41106; digital control logic input voltage V2 port 41107; logic select SEL port 41108; supply voltage VDD port 41109 which provides the supply voltage for the first chip 411 package; and bypass capacitor VSS_CAP port 41110; the remaining ports are ground ports.

[0059] Since the first chip 411 is a 2-bit chip, when the input signal is input from the input signal COM port 41105, changing the logic input value "0" or "1" of the digital control logic input voltage V1 port 41106 and the digital control logic input voltage V2 port 41107 will allow output from different input ports RF1 to RF4.

[0060] As shown in Table 1, when the logic input signal "0" is input to the logic selection port SEL 41108, and the logic input values ​​of the digital control logic input voltage port V1 41106 and the digital control logic input port V2 41107 are "0" and "0" respectively, then the output signal port RF1 1101 is the output signal port. Similarly, when the logic input values ​​are "0" and "1", the corresponding output signal port is the output signal port RF2 41102; when the logic input values ​​are "1" and "0", the corresponding output signal port is the output signal port FR3 41103; and when the logic input values ​​are "1" and "1", the corresponding output signal port is the output signal port FR4 41104.

[0061] When the logic selection SEL port 41108 is selected with a logic signal "1" or not selected, the output signal RF1 port 41101 is the output signal port when the logic input values ​​of the digital control logic input voltage V1 port 41106 and the digital control logic input voltage V2 port 41107 are "1" and "1" respectively. Similarly, when the logic input values ​​are "1" and "0" respectively, the corresponding output signal port is the output signal FR2 port 41102; when the logic input values ​​are "0" and "1" respectively, the corresponding output signal port is the output signal FR3 port 41103; and when the logic input values ​​are "0" and "0" respectively, the corresponding output signal port is the output signal FR4 port 41104.

[0062] Table 1

[0063] ON Port V1 V2 SEL RF1 0 0 0 RF2 0 1 0 RF3 1 0 0 RF4 1 1 0 RF1 1 1 1or no-connext RF2 1 0 1or no-connext RF3 0 1 1or no-connext RF4 0 0 1or no-connext

[0064] Based on the above embodiments, the control signal ports between the first chip and the second chip, or the control signal ports between the switching circuits, are all connected through a logic signal control circuit.

[0065] The logic signal control circuit controls the plurality of digital control logic input voltage ports and the logic selection port to achieve logic signal selection input between different chips or between different switching circuits.

[0066] Specifically, such as Figure 3 As shown, the first switching circuit 41 includes: a first chip 411, a second chip 411', a first phase connection line 412 connecting the first chip 411 and the second chip 411', a first signal control circuit 413 connecting the signal input terminals of the first chip 411 and the second chip 411', and an input port 414 and an output port 415 of the switching circuit; the second switching circuit 42 is connected in the same way as the first switching circuit 41.

[0067] The input port 414 of the switch circuit 41 is the input signal COM port 41105 of the first chip 411; the output signal port 415 of the switch circuit 41 is the input signal COM port 41105' of the second chip 411'.

[0068] The four output ports 41101 to 41104 of the first chip 411 and the four output ports 41101' to 41104' of the second chip 411' are connected to each other. It is necessary to ensure that when each pair of output ports is connected, and the logic signal inputs to the corresponding logic selection control SEL port 41108 are different, the logic input values ​​of the digital control logic input voltages V1 port 41106 and V2 port 41107 are exactly the same. That is, the output signal RF1 port 41101 of the first chip and the output signal RF4 port 411 of the second chip are the same. 04' is connected via the first phase connection line 41201; the output signal RF2 port 41102 of the first chip and the output signal RF3 port 41103' of the second chip are connected via the second phase connection line 41202; the output signal RF3 port 41103 of the first chip and the output signal RF2 port 41102' of the second chip are connected via the third phase connection line 41203; the output signal RF4 port 1104 of the first chip and the output signal RF1 port 41101' of the second chip are connected via the fourth phase connection line 41204.

[0069] The control signal connection line includes four input signal connection lines and a ground control line 41305. The input signal connection lines are voltage V1 logic signal input line 41301, voltage V2 logic signal input line 41302, logic control signal selection input line 41303, and voltage supply signal input line 41304.

[0070] Voltage V1 logic signal input line 41301 is connected to the digital control logic signal input voltage V1 ports 41106 and 41106' of the two chips 411 and 411'; voltage V2 logic signal input line 41302 is connected to the digital control logic signal input voltage V2 ports 41107 and 41107' of the two chips 411 and 411'; logic control selection signal input line 41303 is connected to the logic selection of the two chips 411 and 411'. SEL ports 41108 and 41108' are connected; voltage supply signal line 41304 is connected to the supply voltage VDD ports 41109 and 41109' of the two chips 11 and 11' to ensure that the two chips can work normally; bypass capacitors VSS_CAP ports 1110 and 1110' of the two chips 11 and 11' are each connected to a bypass capacitor; the grounding ports of the two chips 411 and 411' are all grounded through grounding control line 41305.

[0071] Based on the above embodiments, the output signal ports of the first chip and the second chip are connected in pairs through phase connection lines of different lengths;

[0072] Alternatively, the output signal ports of the switching circuits can be connected in pairs through the phase connection lines of different lengths;

[0073] The phase connection lines of different lengths correspond to different phase shift phasor response values.

[0074] Specifically, when the input signal is input from the input port 414 of the switching circuit 41, the logic control selection signal line 41103 is input synchronously to ensure that the logic signal selection values ​​of the two chips 411 and 411' are opposite. That is, if the logic selection SEL port 41108 of the first chip inputs a logic signal value of "0", then the logic selection SEL port 41108 of the second chip inputs a logic signal value of "1"; if the logic selection SEL port 41108 of the first chip inputs a logic signal value of "1", then the logic selection SEL port 41108 of the second chip inputs a logic signal value of "0".

[0075] When the logic signal input lines 41301 and 41302 of voltage V1 and voltage V2 are input with logic signal values ​​of "0" or "1", the corresponding chip output ports RF1 to RF4 will be selected. The two chips 411 and 411' are connected through the phase control connection line 412, and a specific phase value response will be output at the output port 415. This phase value response is related to the length of the phase control connection line. Adjusting the length of the phase connection lines 41201 to 41204 of the phase control connection line 412 will result in different output phase value responses.

[0076] When the logic signal input lines 41301 and 41302 of voltage V1 and voltage V2 are input with logic signal values ​​“0” and “0” respectively, the output port 415 will output an output phase value response x1, which is related to the length of the phase connection line 41201. Similarly, the 2-bit chip 411 has four logic input combinations, so the four phase connection lines 41201 to 41204 of the phase control connection line 412 correspond to four output phase value responses: x1 (corresponding to logic input signal values ​​“0” and “0”), x2 (corresponding to logic input signal values ​​“0” and “1”), x3 (corresponding to logic input signal values ​​“1” and “0”), and x4 (corresponding to logic input signal values ​​“1” and “1”). The four output phase value responses x1, x2, x3, and x4 of the switching circuit 41 can be adjusted by the length of the four phase connection lines 41201 to 41204.

[0077] The working principle of the digital phase shifter 4 here includes:

[0078] like Figure 1As shown, the first switching circuit 41 and the second switching circuit 42 operate on the same principle. The second switching circuit 42 will also output four different output phase value responses: y1, y2, y3, and y4. Furthermore, the four output phase value responses y1, y2, y3, and y4 of the second switching circuit 41' can be adjusted by the lengths of the four phase connection lines 41201' to 41204'.

[0079] Based on the above embodiments, the logic signal control circuit includes a microcontroller and a microcontroller logic control circuit that are interconnected.

[0080] The microcontroller logic control circuit includes a logic control selection signal input line, a voltage supply signal line, and a signal input line.

[0081] The logic control selection signal input line is connected to the logic selection port in the switching circuit;

[0082] The voltage supply signal line is connected to the voltage supply port in the switching circuit;

[0083] The signal input line is connected to the input signal port in the switching circuit.

[0084] Specifically, such as Figure 4 and Figure 5 As shown, the logic control circuit 43 is interconnected with the first switch circuit 41 and the second switch circuit 41'.

[0085] The logic control circuit 43 includes a microcontroller 431 and a set of microcontroller control circuits 432; the logic control selection signal input line 43001 of the control circuit 432 is connected to the logic control selection signal input line 41303 of the first switch circuit 41 and the logic control selection signal input line 41303' of the second switch circuit 41'; the voltage supply signal line 43002 of the logic control circuit 432 is connected to the voltage supply signal line 41304 of the first switch circuit 41 and the voltage supply signal line 41304' of the second switch circuit 41'; the signal input line 43003 of the logic control circuit 432 is connected to the signal input port 414 of the first switch circuit 41 and the signal input port 414' of the second switch circuit 41';

[0086] The digital phase shifter includes two output ports and seven signal control lines. The two output ports are the output port 415 of the first switching circuit 41 and the output port 415' of the second switching circuit 41'. The seven control signal input ports are the logic control selection signal input line 43001, the voltage supply signal line 43002, the switching circuit signal input line 43003, the voltage V1 input signal line 41301 and the voltage V2 input signal line 41302 of the first switching circuit 41, and the voltage V1 input signal line 41301' and the voltage V2 input signal line 41302' of the second switching circuit 41'.

[0087] When the input signal passes through the control circuit via the IN channel of the microcontroller, it will input the logic signal value "0" or "1" to the digital phase shifter 4 through four voltage input lines 41301, 41302, 41301' and 41302'. Different combinations of logic signal values ​​will output different phase value responses at the two output ports 415 and 415' of the phase shifter respectively.

[0088] The logic input values ​​of the control voltage control lines 41301 and 41302 can output four different phase value responses at the output port 415 of the digital phase shifter, namely x1, x2, x3 and x4; similarly, the logic input values ​​of the control voltage control lines 41301' and 41302' can output four different phase value responses at the output port 415 of the digital phase shifter, namely y1, y2, y3 and y4.

[0089] The phase difference response of the two output ports 415 and 415' of the digital phase shifter is the phase shift response of the digital phase shifter, which corresponds to 16 phase shifts: x1-y1, x1-y2, x1-y3, x1-y4, x2-y1, x2-y2, x2-y3, x2-y4, x3-y1, x3-y2, x3-y3, x3-y4, x4-y1, x4-y2, x4-y3, x4-y4. The 16 phase shift responses correspond to 16 logic input signals, which correspond to binary 0 to 15, i.e., "0000" to "1111". Here, the phase shift response of the digital phase shifter can be adjusted by the length of the phase connection lines 412 and 412'.

[0090] Based on the above embodiments, the switching circuit includes a phase input port and at least one phase output port, and the at least two switching circuits are connected by cascading or series connection.

[0091] Specifically, if the chip in this invention is an N-bit chip (N is an integer, N≥1), then the switching circuit can output 2^N phase value responses, and the corresponding electrically adjustable digital phase shifter can output 4^N phase shift phasor responses.

[0092] Electrically adjustable digital phase shifters can be cascaded or connected in series, and the number of phase shift phasor responses can increase exponentially.

[0093] This invention flexibly adjusts the phase of the output signal by changing the logic value of the input signal, thereby achieving rapid control and adjustment of the antenna beam.

[0094] Figure 6 This is a schematic diagram of the antenna system structure provided by the present invention, as shown below. Figure 6 As shown, it includes:

[0095] Digital phase shifter network, radiating unit, reflector and power distribution network;

[0096] The radiating unit and the power distribution network are connected, and the radiating unit and the power distribution network are disposed on the front side of the reflector.

[0097] The digital phase-shifting network is disposed on the reverse side of the reflector, and the digital phase-shifting network includes multiple digital phase shifters.

[0098] Specifically, the antenna system of the present invention includes a radiating element 1, a reflector 2, a power distribution network 3, and a digital phase shifter network 4; the radiating element 1 and the power distribution network 3 are placed on the front side of the reflector 2, and the digital phase shifter network 4 is placed on the back side of the reflector 2.

[0099] It should be noted that the antenna system in this invention is based on... Figure 7 The 11-element single-frequency antenna system shown is used for illustration, but it is not limited to 11 elements or single frequency; it can also be other multi-element antennas or multi-band fusion antennas.

[0100] like Figure 7 As shown, multiple radiating units 1 (1# to 11#) are connected to the output ports of the power distribution network 3; the two phase output ports 414 and 415 of the electrically adjustable digital phase shifter 4 are connected to two nodes of the power distribution network 3 (XX1 and XX2; YY1 and YY2; ZZ1 and ZZ2); the power distribution network can be connected to multiple electrically adjustable digital phase shifters; the power distribution network 3 and the electrically adjustable digital phase shifter 4 can be connected by copper rods.

[0101] Figure 8 This is a flowchart illustrating the beam control method provided by the present invention, as shown below. Figure 8 As shown, it includes:

[0102] Step 100: The digital phase shifter generates different combinations of logic control signal values ​​based on the received logic control signals, and outputs different phase value responses at the output phase port based on the different combinations of logic control signal values.

[0103] First, after inputting a logic signal at the logic signal control terminal of the digital phase shifter, a logic signal value of "0" or "1" will be input into the chip; different combinations of logic signal values ​​will output different phase value responses at the output phase ports of multiple switching circuits.

[0104] Step 200: Based on the different phase value response quantities, generate different phase differences through the power distribution network connected to the digital phase shifter, and transmit the different phase differences to the radiation unit;

[0105] Secondly, since the power distribution network is connected to multiple phase output ports of the digital phase shifter, when the phase of multiple phase output ports of the electrically tunable digital phase shifter changes, a phase difference is introduced into the power distribution network. This phase difference is fed back to the connected radiation unit, causing the input phase of the radiation unit to change.

[0106] Step 300: The radiating element generates different antenna beams according to the different phase differences.

[0107] Finally, by changing the output phase of multiple electrically adjustable digital phase shifters on the power distribution network, multiple different phase differences can be introduced into the power distribution network. By adjusting different combinations of the phase differences of multiple electrically adjustable digital phase shifters, the phase of different radiating elements can be flexibly controlled, that is, the beam of the antenna system can be flexibly controlled.

[0108] This invention changes the phase shift phasor response of the electronically adjustable digital phase shifter by altering different combinations of the logic values ​​"0" and "1" of the logic input signal of the logic signal control circuit using a digital phase shifter. This results in a very fast change in the phase shift phasor response time, enabling rapid beam control.

[0109] Based on the above embodiments, the number of different phase value responses is determined by the chip in the digital phase shifter, and the different phase differences are determined by the phase connection line length of the switching circuit in the digital phase shifter.

[0110] Specifically, after the present invention uses an external signal electrically adjustable digital phase shifter, it inputs a logic signal value "0" or "1" into the chip. Different combinations of logic values ​​will output different phase values ​​at the output port of the electrically adjustable digital phase shifter, changing the phase difference of the nodes in the power distribution network and the phase difference of the radiating units. Finally, by reasonably arranging the phase differences of different radiating units, different beams can be formed.

[0111] by Figure 7 Taking an 11-unit subarray as an example, each subarray contains 4 electrically adjustable digital phase shifters for illustration; however, it is not limited to an 11-unit subarray and 4 electrically adjustable digital phase shifters.

[0112] One column of the antenna system contains 11 radiating elements 1# to 11#, which are connected to the output port of the power divider network 3. The radiating elements will output phase ψ1 to ψ11. First, after the electrically adjustable digital phase shifter 4 receives the signal, it will output different phase value responses at the two output ports. Then, each electrically adjustable digital phase shifter will output different phase difference responses, and the phase difference responses of each electrically adjustable digital phase shifter are ψXX, ψYY, ψZZ and ψWW.

[0113] Furthermore, a phase difference ψXX, ψYY, ψZZ, and ψWW will be formed at the nodes of the power distribution network. When node XX is connected to the power distribution network, a phase difference ψXX will be introduced between radiating units 1#, 2# and 3#, 4#. Then the relative phases of radiating units 1# to 4# will become ψ1, ψ2, ψ3+ψXX, ψ4+ψXX. Similarly, phase differences ψYY, ψZZ, and ψWW will be introduced at the other three nodes. Then the phase differences of the 11 radiating units will change to ψ1, ψ2, ψ3+ψXX, ψ4+ψXX, ψ5+ψWW, ψ6+ψWW, ψ7+ψWW+ψYY, ψ8+ψWW+ψYY, ψ9+ψWW, ψ10+ψWW, ψ11+ψWW+ψZZ.

[0114] Changing the input signal of the electrically adjustable digital phase shifter 4 will generate different phase difference responses (ψXX1~ψXX16, ψYY1~ψYY16, ψZZ1~ψZZ16, ψWW1~ψWW16) at the nodes of the power distribution network. Adjusting the phase connection lines 412 and 412' of the electrically adjustable digital phase shifter 4 can control the phase difference response of the corresponding electrically adjustable digital phase shifter. Controlling different combinations of ψXX, ψYY, ψZZ and ψWW can control different beams, that is, form beam control.

[0115] It should be noted that the connection layout of the electrically tunable digital phase shifter and the power distribution network is not limited to the above form. Changing the position and number of the electrically tunable digital phase shifter can flexibly control the beam.

[0116] This invention integrates a digital phase shifter onto a circuit board, enabling electric adjustment of the phase shifter. Compared to traditional mechanically adjusted phase shifters, this saves space and achieves miniaturization and integration. At the same time, by changing the logic value of the input signal, the phase of the output signal can be flexibly adjusted, enabling rapid control and adjustment of the antenna beam.

[0117] The device embodiments described above are merely illustrative. The units described as separate components may or may not be physically separate. The components shown as units may or may not be physical units; that is, they may be located in one place or distributed across multiple network units. Some or all of the modules can be selected to achieve the purpose of this embodiment according to actual needs. Those skilled in the art can understand and implement this without any creative effort.

[0118] Through the above description of the embodiments, those skilled in the art can clearly understand that each embodiment can be implemented by means of software plus necessary general-purpose hardware platforms, and of course, it can also be implemented by hardware. Based on this understanding, the above technical solutions, in essence or the part that contributes to the prior art, can be embodied in the form of a software product. This computer software product can be stored in a computer-readable storage medium, such as ROM / RAM, magnetic disk, optical disk, etc., and includes several instructions to cause a computer device (which may be a personal computer, server, or network device, etc.) to execute the methods described in the various embodiments or some parts of the embodiments.

[0119] Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present invention, and not to limit them; although the present invention has been described in detail with reference to the foregoing embodiments, those skilled in the art should understand that modifications can still be made to the technical solutions described in the foregoing embodiments, or equivalent substitutions can be made to some of the technical features; and these modifications or substitutions do not cause the essence of the corresponding technical solutions to deviate from the spirit and scope of the technical solutions of the embodiments of the present invention.

Claims

1. A digital phase shifter, characterized in that, include: At least two switching circuits, logic signal control circuits, and a dielectric substrate; The at least two switching circuits and the logic signal control circuit are integrated on the dielectric substrate, and the at least two switching circuits are respectively connected to the logic signal control circuit; The dielectric substrate includes a multilayer circuit board; The switching circuit includes a first chip and a second chip, both of which are N-bit chips, where N is a positive integer greater than 1. The first chip and the second chip each include 2^N output signal ports, 1 input signal port, multiple control signal ports, and multiple ground ports; The output signal ports of the first chip and the second chip are connected in pairs through phase connection lines of different lengths; The output signal ports of the switching circuits are connected in pairs through the phase connection lines of different lengths; The phase connection lines of different lengths correspond to different phase shift phasor response values.

2. The digital phase shifter according to claim 1, characterized in that, The multiple control signal ports include multiple digital control logic input voltage ports, logic selection ports, supply voltage ports, and bypass capacitor ports.

3. The digital phase shifter according to claim 2, characterized in that, The control signal ports between the first chip and the second chip, or between the switching circuits, are all connected through a logic signal control circuit. The logic signal control circuit controls the plurality of digital control logic input voltage ports and the logic selection port to achieve logic signal selection input between different chips or between different switching circuits.

4. The digital phase shifter according to claim 1, characterized in that, The logic signal control circuit includes a microcontroller and a microcontroller logic control circuit that are interconnected. The microcontroller logic control circuit includes a logic control selection signal input line, a voltage supply signal line, and a signal input line. The logic control selection signal input line is connected to the logic selection port in the switching circuit; The voltage supply signal line is connected to the voltage supply port in the switching circuit; The signal input line is connected to the input signal port in the switching circuit.

5. The digital phase shifter according to claim 1, characterized in that, The switching circuit includes a phase input port and at least one phase output port, and the at least two switching circuits are connected by cascading or series connection.

6. An antenna based on the digital phase shifter according to any one of claims 1 to 5, characterized in that, include: Digital phase shifter network, radiating unit, reflector and power distribution network; The radiating unit and the power distribution network are connected, and the radiating unit and the power distribution network are disposed on the front side of the reflector. The digital phase shifter network is disposed on the reverse side of the reflector, and the digital phase shifter network includes multiple digital phase shifters.

7. A beam control method, based on the antenna of claim 6, characterized in that, include: The digital phase shifter generates different combinations of logic control signal values ​​based on the received logic control signals, and outputs different phase value responses at the output phase port based on the different combinations of logic control signal values. Based on the different phase value responses, different phase differences are generated through the power distribution network connected to the digital phase shifter, and the different phase differences are transmitted to the radiation unit. The radiating element generates different antenna beams based on the different phase differences.

8. The beam control method according to claim 7, characterized in that, The number of different phase value responses is determined by the chip in the digital phase shifter, and the different phase differences are determined by the length of the phase connection line of the switching circuit in the digital phase shifter.

Citation Information

Patent Citations

  • Double-throw switch loading phase shifter

    CN108767377A

  • Microwave switch phase-shift control device and method and phased-array antenna

    CN110808470A

  • Array antenna

    CN114188727A