Display substrate and display device
By setting branches and electrostatic release units in the non-display area of the display substrate, the problem of poor Rubbing Mura and electrostatic release in the high PPI display panel is solved, and the display effect is improved and flattened.
Patent Information
- Application Number
- CN202211634837.2
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2022-12-19
- Publication Date
- 2025-08-08
- Estimated Expiration
- 2042-12-19
AI Technical Summary
In the high PPI display panel, it is difficult to directly connect the peripheral common electrode lines with the common electrode lines in the display area, resulting in poor Rubbing Mura, and the electrostatic release units are arranged tightly, resulting in unevenness, which affects the display effect.
In the non-display area, the overlapping portions of the plurality of data lines and the common electrode lines are provided with branches extending in the second direction, ensuring that the forward projection of the branches between the two adjacent data lines on the substrate does not overlap each other, and signal transmission is realized through the electrostatic release unit and the adapter hole.
It effectively avoids Rubbing Mura badness, ensures the flatness and independence of the display substrate, and improves the display effect.
Smart Images

Figure CN115793337B_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to the field of display technology, and in particular to a display substrate and a display device. Background Art
[0002] Liquid Crystal Display (LCD) products are increasingly being used in a wide range of scenarios, not just indoors. Demand for outdoor and automotive applications is also increasing. This requires LCD products to meet ultra-high display brightness and a wide operating temperature range. For example, typical indoor display brightness is around 300 nits, while high-brightness products must reach 1000-2000 nits. Consequently, under high-brightness backlighting, defects in L0 (dark state) become more noticeable, especially the common rubbing mura defect in L0.
[0003] During product production and use, external static electricity can easily enter the display panel. When the charge accumulates to a certain level, it is released at a certain point, causing electrostatic breakdown, which can lead to related defects and affect the display quality of the display panel. For this reason, electrostatic discharge (ESD) units are often arranged on the periphery.
[0004] With the development of display technology, users have an increasing demand for high pixel density (Pixels Per Inch, PPI) display panels. In order to achieve high PPI display, it is necessary not only to compress the pixel size space within the display area, but also to compress the corresponding space of the surrounding non-display area. In this way, multiple ESD units will be arranged more closely; in this way, the common electrode lines on the periphery cannot be directly connected to the common electrode lines in the display area. Currently, the access of common signals is often achieved through the source drain (SD) layer via conversion. However, due to a certain step difference in the position of the SD layer via, it is very easy to cause unevenness in the local position. In particular, when the rubbing cloth passes through this position, it causes rubbing mura. Summary of the Invention
[0005] The present invention provides a display substrate and a display device for improving Rubbing Mura.
[0006] In a first aspect, an embodiment of the present invention provides a display substrate, comprising:
[0007] a base substrate, the base substrate comprising a display area and a non-display area surrounding the display area;
[0008] a plurality of data lines extending in a first direction from the non-display area to the display area;
[0009] a common electrode line disposed in the non-display area and extending along a second direction intersecting the first direction;
[0010] The overlapping portion of each data line and the common electrode line is provided with at least one branch portion extending along the second direction, and the orthographic projections of the branches between two adjacent data lines on the base substrate do not overlap with each other.
[0011] In a possible implementation, a branch portion extending along the second direction is provided at an overlapping portion of each data line and a common electrode line, and each branch portion is spaced a preset distance from an adjacent data line.
[0012] Any one of the multiple data lines except the edges includes a first sub-portion intersecting with a branch portion of one of the adjacent data lines, and a second sub-portion intersecting with a branch portion of another adjacent data line, wherein the orthographic projection of the branch portion of one of the adjacent data lines on the substrate does not overlap with the orthographic projection of the first sub-portion on the substrate; and the orthographic projection of the branch portion of the other adjacent data line on the substrate does not overlap with the orthographic projection of the second sub-portion on the substrate.
[0013] In a possible implementation, each of the branch portions and each of the data lines are manufactured in the same layer.
[0014] In a possible implementation, an orthographic projection of each of the branch portions on the base substrate completely falls within an area of an orthographic projection of the common electrode line on the base substrate.
[0015] In a possible implementation, the device further includes a plurality of electrostatic discharge units disposed in the non-display area, wherein the plurality of electrostatic discharge units are arranged along the second direction and are located on a side of the common electrode line away from the display area.
[0016] In a possible implementation, it also includes a plurality of first transfer holes in the non-display area and located on the side of the plurality of electrostatic release units away from the display area, and a plurality of second transfer holes located in the area where the common electrode line is located; wherein the plurality of first transfer holes are electrically connected to the signal line located in the non-display area, the signal line is configured to be connected to the circuit board through the pad terminal located in the non-display area, the plurality of first transfer holes are connected to the plurality of second transfer holes through the target routing, and the plurality of second transfer holes are connected to the common electrode line; the orthographic projection of each of the branch portions on the substrate substrate does not overlap with the orthographic projection of the plurality of second transfer holes on the substrate substrate.
[0017] In a possible implementation, except for the branch portions adjacent to the plurality of second transfer holes, the branch portions are periodically and evenly distributed.
[0018] In a possible implementation, the device further includes a plurality of sub-pixels arranged in an array within the display area, and a gate line and another common electrode line extending along the second direction are provided on a side of each sub-pixel facing away from the non-display area, and the orthographic projection of the gate line on the base substrate and the orthographic projection of the another common electrode line on the base substrate do not overlap with each other.
[0019] In a possible implementation, an orthographic projection area of the common electrode line on the base substrate is larger than an orthographic projection area of the other common electrode line on the base substrate.
[0020] In a second aspect, an embodiment of the present invention further provides a display device, including:
[0021] A display substrate as described in any one of the above items, an opposite substrate arranged opposite to the display substrate, and a liquid crystal layer located between the display substrate and the opposite substrate.
[0022] The beneficial effects of the present invention are as follows:
[0023] Embodiments of the present invention provide a display substrate and a display device, wherein the display substrate includes a base substrate, a plurality of data lines extending in a first direction from a non-display area to a display area, and common electrode lines disposed within the non-display area and extending in a second direction intersecting the first direction. The overlapping portion of each data line and the common electrode line is provided with at least one branch portion extending along the second direction. The at least one branch portion may be one or more. Furthermore, the orthographic projections of the branches between two adjacent data lines on the base substrate do not overlap. Thus, the branches arranged on each data line ensure that rubbing mura is uniformly affected even when passing through a via connected to the common electrode line, thereby effectively preventing rubbing mura. BRIEF DESCRIPTION OF THE DRAWINGS
[0024] Figure 1 A schematic diagram of a structure of a display panel in related art;
[0025] Figure 2 for Figure 1 Schematic diagram of the rubbing mura generation process of the display panel;
[0026] Figure 3 for Figure 1 One of the schematic diagrams of rubbing mura generated by SD via transfer design;
[0027] Figure 4 A schematic structural diagram of a display substrate provided by an embodiment of the present invention;
[0028] Figure 5 A schematic structural diagram of a display substrate provided by an embodiment of the present invention;
[0029] Figure 6 A schematic structural diagram of a display substrate provided by an embodiment of the present invention;
[0030] Figure 7 This is a structural block diagram of a display device provided by an embodiment of the present invention.
[0031] Description of reference numerals:
[0032] 10-base substrate; A-display area; B-non-display area; D-data line; 20-common electrode line; 30-electrostatic release unit; 40-branch portion; 41-first sub-portion; 42-second sub-portion; 50-first transfer hole; 60-second transfer hole; 70-target routing; 111-signal line; 80-sub-pixel; G-gate line; 90-another common electrode line; 91-control transistor; 100-display substrate. DETAILED DESCRIPTION
[0033] In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions of the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings of the embodiments of the present invention. Obviously, the described embodiments are part of the embodiments of the present invention, not all of the embodiments. And in the absence of conflict, the embodiments of the present invention and the features in the embodiments can be combined with each other. Based on the described embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.
[0034] Unless otherwise defined, technical or scientific terms used in this invention shall have the same general meaning as those generally understood by persons skilled in the art in the art to which this invention pertains. Words such as "include" or "comprise" used in this invention mean that the elements or objects preceding the word include the elements or objects listed after the word and their equivalents, without excluding other elements or objects.
[0035] It should be noted that the sizes and shapes of the figures in the accompanying drawings do not reflect the actual scale and are only for the purpose of illustrating the present invention. The same or similar reference numerals throughout represent the same or similar elements or elements with the same or similar functions.
[0036] In related technologies, especially for high PPI display panels, the peripheral ESD units are arranged very closely, and the peripheral common electrode lines cannot be directly connected to the common electrode lines in the display area (Active Area, AA). Common signal access is often achieved through SD layer vias. Figure 1 The figure shows a schematic diagram of a structure of switching through SD layer vias, where 00 represents an ESD unit, and the dotted boxes Q1 and Q2 represent the areas where the SD layer vias are located.
[0037] like Figure 2 Shown Figure 1 The diagram shows the process of generating Rubbing Mura of the display panel. Due to the certain step difference in the position of the via hole in the SD layer, it is very easy to cause the corresponding area to be uneven. Especially in the Rubbing process, the Rubbing cloth hair will be affected after passing through the area, resulting in bad Rubbing Mura. Among them, 01 represents the base, 02 represents the glass substrate, 03 represents the patterned SD layer, 04 represents the Rubbing roller, 05 represents the contact position between the Rubbing cloth hair on the periphery of the Rubbing roller 04 and the SD layer 03, d represents Rubbing Nip, that is, the indentation when the Rubbing roller 04 contacts the glass substrate 02, the direction indicated by the arrow I represents the movement direction of the base 01, and the direction indicated by the arrow J represents the rolling direction of the Rubbing roller 04. At the same time, combined with Figure 3 As shown, since it is related to the design of the display panel, the defect is a fixed point, and the fixed potential is as shown in FIG. Figure 3 Shown in the middle area Q3.
[0038] In view of this, embodiments of the present invention provide a display substrate and a display device for improving Rubbing Mura.
[0039] like Figure 4 As shown, an embodiment of the present invention provides a display substrate, which includes:
[0040] A base substrate 10, wherein the base substrate 10 includes a display area A and a non-display area B surrounding the display area A;
[0041] a plurality of data lines D extending in a first direction from the non-display area B to the display area A;
[0042] A common electrode line 20 disposed in the non-display area B and extending along a second direction intersecting the first direction;
[0043] The overlapping portion of each data line D and the common electrode line 20 is provided with at least one branch portion 40 extending along the second direction, and the orthographic projections of the branch portions 40 between two adjacent data lines D on the base substrate 10 do not overlap with each other.
[0044] In a specific implementation process, the display substrate provided by the embodiment of the present invention includes a base substrate 10, which can be a rigid substrate or a flexible substrate, and is not limited here. Moreover, the base substrate 10 includes a display area A and a non-display area B surrounding the display area A, such as Figure 4 The figure shows one of the area division diagrams of the base substrate 10. Of course, the display area A and the non-display area B can also be divided according to actual application needs, which is not limited here.
[0045] In addition, the display substrate further includes a plurality of data lines D extending in a first direction from the non-display area B to the display area A, such as Figure 4 The direction indicated by the arrow X is the first direction. Taking 238 Full High Definition (FHD) as an example, the number of the plurality of data lines D can be 1920. In addition, the specific number of the plurality of data lines D can be set according to actual application needs and is not limited here. The display substrate further includes a common electrode line 20 arranged in the non-display area B and extending along a second direction intersecting with the first direction, wherein the second direction is as shown in FIG. Figure 4 The direction indicated by the arrow Y.
[0046] In one exemplary embodiment, the Figure 5 As shown, the display substrate further includes a plurality of electrostatic discharge units 30 disposed in the non-display area B. The plurality of electrostatic discharge units 30 are arranged along the second direction and are located on the side of the common electrode line 20 away from the display area A. Optionally, the data line D is electrically connected to the electrostatic discharge unit 30. Specifically, one end of the electrostatic discharge unit 30 is connected to the data line D, and the other end is connected to the common electrode line 20. In addition, Figure 5 In addition to the illustrated embodiment, the specific connection method of the electrostatic discharge unit 30 can also be configured according to actual application needs, and is not limited here. In this way, static electricity is discharged from the display substrate through multiple electrostatic discharge units 30. The specific number, specific arrangement and connection method of the multiple electrostatic discharge units 30 can be based on actual application needs and can be referred to the implementation methods in related technologies, and is not limited here.
[0047] In a specific implementation, the common electrode lines 20 extend along the second direction, and common signals can be applied to the display substrate via the common electrode lines 20. Furthermore, at the intersection of each data line D and the common electrode line 20, at least one branch portion 40 extending along the second direction is provided. The number of the at least one branch portion 40 may be one or more, and the number is not limited here. Figure 4The diagram illustrates the case where the at least one branch portion 40 includes one and two branches. Furthermore, the orthographic projections of the branches 40 between two adjacent data lines D on the base substrate 10 do not overlap. Thus, the arrangement of the branches 40 on each data line D ensures that rubbing mura is uniformly affected even when passing through the vias connected to the common electrode lines 20, effectively preventing rubbing mura. This also ensures the independence of two adjacent data lines D, improving the performance of the display substrate.
[0048] In the embodiment of the present invention, the branch portion 40 may be configured in the following manners, but is not limited to the following configurations.
[0049] In one exemplary embodiment, a branch portion 40 extending along the second direction is provided at the overlapping portion of each data line D and the common electrode line 20 , and each branch portion 40 is spaced a preset distance from an adjacent data line D.
[0050] In the specific implementation process, Figure 5 As shown, the overlapping portion of each data line D and common electrode line 20 is provided with a branch portion 40 extending along the second direction. Each branch portion 40 extends along the second direction and is located to the right of the data line D. In another exemplary embodiment, each branch portion 40 extends along the second direction and is located to the left of the data line D. Furthermore, each branch portion 40 is separated from the adjacent data line D by a predetermined distance. In other words, each branch portion 40 is intermittently disposed between the adjacent data line D. The specific value of the predetermined distance can be set according to actual application needs and is not limited here.
[0051] In one exemplary embodiment, any data line D among the multiple data lines D except the edges includes a first sub-portion 41 intersecting with the branch portion 40 of one of the adjacent data lines D, and a second sub-portion 42 intersecting with the branch portion 40 of another adjacent data line D, wherein the orthographic projection of the branch portion 40 of one of the adjacent data lines D on the base substrate 10 and the orthographic projection of the first sub-portion 41 on the base substrate 10 do not overlap with each other; and the orthographic projection of the branch portion 40 of the other adjacent data line D on the base substrate 10 and the orthographic projection of the second sub-portion 42 on the base substrate 10 do not overlap with each other.
[0052] In the specific implementation process, combined with Figure 6As shown, any data line D among the multiple data lines D, excluding the edges, includes a first sub-portion 41 that intersects with the branch portion 40 of one adjacent data line D, and a second sub-portion 42 that intersects with the branch portion 40 of another adjacent data line D. In other words, the first sub-portion 41 and the second sub-portion 42 of the same data line D are located on opposite sides of the data line D. Furthermore, the orthographic projection of the branch portion 40 of one adjacent data line D on the substrate 10 does not overlap with the orthographic projection of the first sub-portion 41 on the substrate 10; and the orthographic projection of the branch portion 40 of the other adjacent data line D on the substrate 10 does not overlap with the orthographic projection of the second sub-portion 42 on the substrate 10. In this way, while ensuring the flatness of the area where the common electrode line 20 is located, the independence of the data lines D is guaranteed, thereby ensuring the performance of the display substrate.
[0053] In the embodiment of the present invention, each branch portion 40 is fabricated in the same layer as each data line D. In the actual fabrication process, no additional mask is required, and the branch portion 40 and the data line D can be fabricated simultaneously using the metal film layer corresponding to the SD source and drain layer, thereby simplifying the fabrication process.
[0054] In the embodiment of the present invention, the orthographic projection of each branch portion 40 on the base substrate 10 completely falls within the region of the orthographic projection of the common electrode line 20 on the base substrate 10 .
[0055] In a specific implementation process, the orthographic projection of each branch portion 40 on the base substrate 10 completely falls within the area of the orthographic projection of the common electrode line 20 on the base substrate 10 . In this way, while avoiding Rubbing Mura defects, the manufacturing cost of the branch portion 40 is reduced.
[0056] In one exemplary embodiment, as long as the design space allows, the orthographic projection of each branch portion 40 on the base substrate 10 can also exceed the area range of the orthographic projection of the common electrode line 20 on the base substrate 10, thereby ensuring the flatness of the area where the common electrode line 20 is located to the greatest extent and effectively avoiding Rubbing Mura defects.
[0057] In the embodiment of the present invention, still combined with Figure 6As shown, the display substrate also includes a plurality of first transfer holes 50 in the non-display area B and located on the side of the plurality of electrostatic release units 30 away from the display area A, and a plurality of second transfer holes 60 located in the area where the common electrode line 20 is located; wherein the plurality of first transfer holes 50 are electrically connected to the signal line 111 located in the non-display area B, and the signal line 111 is electrically connected to the circuit board through the pad terminal provided in the non-display area B, so that the transmission of the common electrode signal can be realized; optionally, the signal line 111 is on the same layer as the gate line G, the target line 70 is on the same layer as the data line D, and the signal line 111 and the target line 70 are connected through the first transfer hole 50. The connection holes 50 realize electrical connection; optionally, the first transfer holes 50 are respectively punched in the insulating layer on the signal line 111 to expose the signal line 111, and the insulation layer on the target line 70 is punched to expose the target line 70; then the electrical connection can be realized through the jumper layer, for example, the jumper layer can be an electrode layer, optionally, it can be the same layer and the same material as the pixel electrode or the common electrode, that is, the jumper electrode layer realizes the electrical connection between the signal line 111 and the target line 70 through the first transfer holes 50, the multiple first transfer holes 50 are connected to the multiple second transfer holes 60 through the target line 70, and the multiple second transfer holes 60 are connected to the common electrode line 20;
[0058] Optionally, the common electrode line 20 and the gate line G are on the same layer, and the second transfer hole 60 realizes the electrical connection between the target wiring 70 and the common electrode line 20; optionally, the second transfer hole 60 is respectively punched in the insulating layer on the target wiring 70 to expose the target wiring 70, and the insulating layer on the common electrode line 20 is punched to expose the common electrode line 20; then the electrical connection can be achieved through the jumper layer, for example, the jumper layer can be an electrode layer, optionally, it can be on the same layer and material as the pixel electrode or the common electrode, that is, the jumper electrode layer realizes the electrical connection between the common electrode line 20 and the target wiring 70 through the second transfer hole 60, and the orthographic projection of each of the branch portions 40 on the base substrate 10 does not overlap with the orthographic projection of the multiple second transfer holes 60 on the base substrate 10.
[0059] In a specific implementation process, the display substrate also includes a plurality of first transfer holes 50 located in the non-display area B and on the side of the plurality of electrostatic discharge units 30 away from the display area A, and a plurality of second transfer holes 60 located in the area where the common electrode line 20 is located. The specific number of the plurality of first transfer holes 50 and the plurality of second transfer holes 60 can be set according to actual application needs and is not limited here. Moreover, for the circuit board to which the signal line 111 is electrically connected through the pad terminal provided in the non-display area B, in one exemplary embodiment, the circuit board can be used for a chip on film (COF). The plurality of first transfer holes 50 can be connected to the plurality of second transfer holes 60 through the target trace 70, and the plurality of second transfer holes 60 are connected to the common electrode line 20, thereby realizing the loading of the common signal of the display substrate by the circuit board. In addition, the orthographic projections of the branches 40 on the base substrate 10 do not overlap with the orthographic projections of the second transfer holes 60 on the base substrate 10. The specific arrangement of the first transfer holes 50 and the second transfer holes 60 can be set according to actual application needs and is not limited here. In the embodiment of the present invention, Figure 6 As shown, except for the branch portions 40 adjacent to the plurality of second transfer holes 60, the branch portions 40 are periodically and evenly distributed. In a specific implementation, the branch portions 40 adjacent to the plurality of second transfer holes 60 need to avoid the area where the plurality of second transfer holes 60 are located. At the same time, except for the branch portions 40 adjacent to the plurality of second transfer holes 60, the branch portions 40 are periodically and evenly distributed. In this way, while taking into account the connection performance of the common electrode line 20, the flatness of the corresponding area of the common electrode line 20 is improved.
[0060] It should be noted that the cross-sectional shape of each branch portion 40 parallel to the plane where the base substrate 10 is located can be Figure 5 and Figure 6 In addition to the rectangle shown, it can also be arc-shaped. In addition, in addition to the regular cross-sectional shape mentioned above, it can also be other irregular cross-sectional shapes. Of course, each branch portion 40 can also be set according to actual application needs, which is not limited here.
[0061] In the embodiment of the present invention, still combined with Figure 6 As shown, the display substrate also includes a plurality of sub-pixels 80 arranged in an array within the display area A, and a gate line G and another common electrode line 90 extending along the second direction are provided on the side of each sub-pixel 80 facing away from the non-display area B, and the orthographic projection of the gate line G on the base substrate 10 and the orthographic projection of the other common electrode line 90 on the base substrate 10 do not overlap with each other.
[0062] During the specific implementation process, the display substrate also includes a plurality of sub-pixels 80 arranged in an array within the display area A. In one exemplary embodiment, the plurality of sub-pixels 80 include red sub-pixels, green sub-pixels, and blue sub-pixels, thereby ensuring the color display of the display substrate. In addition, the specific number of the plurality of sub-pixels 80 can be set according to the actual application needs, which is not limited here. Moreover, a gate line G and another common electrode line 90 extending along the second direction are provided on the side of each sub-pixel 80 away from the non-display area B, and the orthographic projection of the gate line G on the base substrate 10 does not overlap with the orthographic projection of the other common electrode line 90 on the base substrate 10. In this way, independent control of each sub-pixel 80 is guaranteed. Taking 238FHD as an example, the number of gate lines G can be 1080. Of course, the specific number of gate lines G can also be set according to the actual application needs, which is not limited here. In addition, in actual applications, the display substrate includes Figure 6 In addition to the row of sub-pixels 80 shown in FIG, other rows of sub-pixels 80 are also included, which is not limited here.
[0063] In the embodiment of the present invention, the orthographic projection area of the common electrode line 20 on the base substrate 10 is larger than the orthographic projection area of the other common electrode line 90 on the base substrate 10 .
[0064] In a specific implementation process, the orthographic projection area of the common electrode line 20 on the base substrate 10 is larger than the orthographic projection area of another common electrode line 90 on the base substrate 10, thereby effectively reducing the impedance of the common electrode line 20. Figure 6 In the exemplary embodiment shown, the common electrode line 20 and the other common electrode line 90 have the same length extending along the second direction, and the width of the common electrode line 20 extending along the first direction is greater than the width of the other common electrode line 90 extending along the first direction. In this way, while minimizing the impedance of the display substrate, the aperture ratio of the pixels on the display substrate is guaranteed, which is conducive to the high PPI design of the display substrate.
[0065] In the specific implementation process, Figure 6As shown, in order to realize the charging control of each sub-pixel 80, the display substrate includes a plurality of control transistors 91. The specific number of the plurality of control transistors 91 can be set according to the actual application needs. Taking a control transistor 91 as an example, its gate is electrically connected to the gate line G, its first electrode is electrically connected to the data line D, and its second electrode is electrically connected to the corresponding sub-pixel 80. The control transistor 91 can be a thin film transistor (TFT) or a metal oxide semiconductor field effect transistor (MOS), which is not limited here. According to the flow direction of the signal, the first electrode of the control transistor 91 can serve as its source, and correspondingly, the second electrode can serve as its drain; or the first electrode can serve as its drain, and correspondingly, the second electrode can serve as its source, which is not limited here.
[0066] It should be noted that the display substrate in the embodiment of the present invention includes not only the related structures mentioned above, but also other structures, which can be specifically realized by referring to the technical implementation of the related parts and will not be described in detail here.
[0067] Based on the same inventive concept, Figure 7 As shown, an embodiment of the present invention further provides a display device, the principle of which is similar to that of the aforementioned display substrate 100, so the implementation of the display device can refer to the implementation of the aforementioned display substrate 100, and the repeated parts will not be repeated.
[0068] In one exemplary embodiment, the display device may be a 238FHD device. Of course, the display device may also be other high-PPI devices, which may be configured according to actual application needs and are not limited here.
[0069] In specific implementations, the display device provided by the embodiments of the present invention can be any product or component with a display function, such as a mobile phone, a tablet computer, a television, a monitor, a laptop computer, a digital photo frame, a navigation system, or the like. Other essential components of the display device are well understood by those skilled in the art and are not described in detail here, nor should they be construed as limitations of the present invention.
[0070] Embodiments of the present invention provide a display substrate and a display device, wherein the display substrate includes a base substrate 10, a plurality of data lines D extending in a first direction from a non-display area B to a display area A, and common electrode lines 20 disposed within the non-display area B and extending in a second direction intersecting the first direction. The overlapping portion of each data line D and the common electrode line 20 is provided with at least one branch portion 40 extending along the second direction. The at least one branch portion 40 can be one or more. Furthermore, the orthographic projections of the branches 40 between two adjacent data lines D on the base substrate 10 do not overlap. Thus, the branches 40 arranged on each data line D ensure that rubbing mura is uniformly affected even when passing through a via hole connected to the common electrode line 20, thereby effectively preventing rubbing mura.
[0071] Although the preferred embodiments of the present invention have been described, those skilled in the art may make additional changes and modifications to these embodiments once they have learned the basic creative concept. Therefore, the appended claims are intended to be interpreted as including the preferred embodiments and all changes and modifications that fall within the scope of the present invention.
[0072] Obviously, those skilled in the art may make various changes and modifications to this application without departing from the spirit and scope of this application. Thus, if these modifications and variations of this application fall within the scope of the claims of this application and their equivalents, this application is intended to include these modifications and variations.
Claims
1. A display substrate, characterized in that: include: a base substrate, the base substrate comprising a display area and a non-display area surrounding the display area; a plurality of data lines extending in a first direction from the non-display area to the display area; a common electrode line disposed in the non-display area and extending along a second direction intersecting the first direction; a plurality of second transfer holes located in the area where the common electrode lines are located and electrically connected to the common electrode lines; In which, the overlapping portion of each data line and the common electrode line is provided with at least one branch portion extending along the second direction, and the orthographic projections of the branch portions located between two adjacent data lines on the base substrate do not overlap with each other; the orthographic projections of each branch portion on the base substrate do not overlap with the orthographic projections of the multiple second transfer holes on the base substrate.
2. The display substrate according to claim 1, wherein A branch portion extending along the second direction is provided at an overlapping portion of each data line and the common electrode line, and each branch portion is spaced a preset distance from an adjacent data line.
3. The display substrate according to claim 1, wherein Any one of the multiple data lines except the edges includes a first sub-portion intersecting with a branch portion of one of the adjacent data lines, and a second sub-portion intersecting with a branch portion of another adjacent data line, wherein the orthographic projection of the branch portion of one of the adjacent data lines on the substrate does not overlap with the orthographic projection of the first sub-portion on the substrate; and the orthographic projection of the branch portion of the other adjacent data line on the substrate does not overlap with the orthographic projection of the second sub-portion on the substrate.
4. The display substrate according to any one of claims 1 to 3, wherein: Each of the branch portions is manufactured on the same layer as each of the data lines.
5. The display substrate according to claim 4, wherein: The orthographic projection of each of the branch portions on the base substrate completely falls within the region of the orthographic projection of the common electrode line on the base substrate.
6. The display substrate according to claim 5, wherein: The device further comprises a plurality of electrostatic discharge units arranged in the non-display area. The plurality of electrostatic discharge units are arranged along the second direction and are located on a side of the common electrode line away from the display area.
7. The display substrate according to claim 6, wherein: It also includes a plurality of first transfer holes in the non-display area and located on the side of the plurality of electrostatic release units away from the display area; wherein the plurality of first transfer holes are electrically connected to the signal lines located in the non-display area, the signal lines are configured to be connected to the circuit board through the pad terminals located in the non-display area, and the plurality of first transfer holes are connected to the plurality of second transfer holes through target routing.
8. The display substrate according to claim 7, wherein: Except for the branch portions adjacent to the plurality of second transfer holes, the branch portions are periodically and evenly distributed.
9. The display substrate according to claim 8, wherein: It also includes a plurality of sub-pixels arranged in an array in the display area, and a gate line and another common electrode line extending along the second direction are provided on the side of each sub-pixel facing away from the non-display area, and the orthographic projection of the gate line on the base substrate and the orthographic projection of the other common electrode line on the base substrate do not overlap with each other.
10. The display substrate according to claim 9, wherein An orthographic projection area of the common electrode line on the base substrate is larger than an orthographic projection area of the other common electrode line on the base substrate.
11. A display device, characterized in that: include: The display substrate according to any one of claims 1 to 10, a counter substrate arranged opposite to the display substrate, and a liquid crystal layer located between the display substrate and the counter substrate.
Citation Information
Patent Citations
Array substrate and liquid crystal display panel
CN102713998A
Liquid crystal display device
KR1020170079533A