Digital power supply paralleling method, device and storage medium

By using Ethernet switch equipment and controlling clock cycle signals during the parallel process of power equipment, the problem of large synchronization control errors is solved, and efficient and synchronous parallel control of power equipment is achieved, adapting to the needs of multi-device parallelization.

CN119154423BActive Publication Date: 2025-02-18HUNAN NEXT GENERATION INSTRUMENTAL T&C TECH CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202411654376.4
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2024-11-19
Publication Date
2025-02-18
Estimated Expiration
2044-11-19

AI Technical Summary

Technical Problem

During the parallel process of existing power supply equipment, the synchronization control error is large, making it difficult to meet the needs of scenarios such as the large number of slaves, long distances, and high requirements for master-slave output synchronization.

Method used

The communication connection between the first power supply device and the plurality of second power supply devices is realized through the Ethernet switch device, and the output adjustment parameters are synchronized by the control clock cycle signal to achieve efficient parallel control of the power supply device.

Benefits of technology

It reduces the synchronization error during the power supply equipment parallel process, improves the communication speed and number of access nodes, adapts to the parallel needs of more power supply equipment, and achieves higher frequency output adjustments.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119154423B_ABST
    Figure CN119154423B_ABST
Patent Text Reader

Abstract

The present application discloses a digital power parallel connection method, device and storage medium. By realizing the communication connection between a first power supply device and multiple second power supply devices through an Ethernet switch device, higher-speed communication can be achieved, and more access nodes can be provided, providing a basis for the parallel connection of a larger number of power supply devices. At the same time, by cleverly using the control clock cycle signal generated by the first power supply device as a trigger signal for the first power supply device and multiple second power supply devices to adjust the output, the error in the parallel connection process of multiple power supply devices can be greatly reduced. In addition, the first power supply device can transmit the host setting frame to the multiple second power supply devices in a broadcast manner through the Ethernet switch device, which can further reduce the time required for data transmission and realize a higher frequency adjustment in the parallel connection process.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present application relates to the field of power supplies, and in particular to a digital power supply paralleling method, device and storage medium. Background Art

[0002] At present, in the process of parallel connection of multiple power supply devices, the interaction between the host power supply device and each slave power supply device is mostly carried out through RS485 or CAN communication. However, due to the limitations of RS485 or CAN communication speed and the number of bus nodes, it is often difficult to meet the requirements of scenarios such as a large number of slaves, long distances, and high requirements for master-slave output synchronization.

[0003] In addition, the existing synchronous control method often leads to large output synchronization errors due to control asynchrony during current sharing or output waveform. Summary of the invention

[0004] The present application aims to propose a digital power supply parallel connection method, device and storage medium, which can reduce the error of synchronization control in a scenario where a large number of power supply devices are connected in parallel.

[0005] The digital power parallel method according to the first aspect of the present application is applied to a first power device, the first power device is communicatively connected with a plurality of second power devices through an Ethernet switch device, and the first power device and the plurality of second power devices can be used for parallel operation; the first power device generates a control clock cycle signal, and synchronously transmits the control clock cycle signal to the plurality of second power devices;

[0006] The digital power paralleling method comprises:

[0007] Get output adjustment parameters;

[0008] generating a host setting frame according to the output adjustment parameters;

[0009] In response to the rising edge of the control clock cycle signal, the host setting frame is sent to each of the second power supply devices in a broadcast manner, and at the next rising edge, the first power supply device is controlled to complete output adjustment according to the output adjustment parameter;

[0010] Among them, each of the second power supply devices completes output adjustment according to the received output adjustment parameters in response to the first rising edge of the control clock cycle signal after receiving the host setting frame; the first power supply device completes output adjustment according to the output adjustment parameters, and the second power supply device completes output adjustment according to the received output adjustment parameters in response to the same rising edge of the control clock cycle signal.

[0011] According to the digital power parallel device of the second aspect of the present application, the first power device is applied to a first power device, the first power device is communicatively connected with a plurality of second power devices through an Ethernet switch device, and the first power device and the plurality of second power devices can be used for parallel operation; the first power device generates a control clock cycle signal, and synchronously transmits the control clock cycle signal to the plurality of second power devices;

[0012] The digital power parallel device comprises:

[0013] A parameter acquisition unit, used for acquiring output adjustment parameters;

[0014] A data frame generating unit, configured to generate a host setting frame according to the output adjustment parameter;

[0015] a synchronization control unit, configured to send the host setting frame to each of the second power supply devices in a broadcast manner in response to a rising edge of the control clock cycle signal, and control the first power supply device to complete output adjustment according to the output adjustment parameter at a next rising edge;

[0016] Among them, each of the second power supply devices completes output adjustment according to the received output adjustment parameters in response to the first rising edge of the control clock cycle signal after receiving the host setting frame; the first power supply device completes output adjustment according to the output adjustment parameters, and the second power supply device completes output adjustment according to the received output adjustment parameters in response to the same rising edge of the control clock cycle signal.

[0017] According to the computer-readable storage medium of the third aspect embodiment of the present application, computer-executable instructions are stored, and the computer-executable instructions are used to execute the digital power supply parallel connection method as described in the first aspect embodiment.

[0018] The digital power parallel connection method, device and storage medium of the present application realize the communication connection between the first power supply device and multiple second power supply devices through the Ethernet switch device, which can achieve higher-speed communication and provide more access nodes, providing a basis for the parallel connection of a larger number of power supply devices. At the same time, by cleverly using the control clock cycle signal generated by the first power supply device as a trigger signal for the first power supply device and multiple second power supply devices to adjust the output, the error in the parallel connection process of multiple power supply devices can be greatly reduced. In addition, the first power supply device can transmit the host setting frame to the multiple second power supply devices in a broadcast manner through the Ethernet switch device, which can further reduce the time required for data transmission and realize higher frequency adjustment during the parallel connection process.

[0019] Other features and advantages of the present application will be set forth in the following description, and in part will become apparent from the description, or may be understood by practicing the present application. BRIEF DESCRIPTION OF THE DRAWINGS

[0020] The above and / or additional aspects and advantages of the present application will become apparent and easily understood from the description of the embodiments in conjunction with the following drawings, in which:

[0021] Figure 1 A schematic diagram of the structure of a parallel system provided in one embodiment of the present application;

[0022] Figure 2 A flowchart of a digital power parallel method provided in one embodiment of the present application;

[0023] Figure 3 A schematic diagram of the structure of a digital power parallel device provided in one embodiment of the present application.

[0024] Reference numerals:

[0025] A first power supply device 110 , a second power supply device 120 , and an Ethernet switch device 130 . DETAILED DESCRIPTION

[0026] The embodiments of the present application are described in detail below, and examples of the embodiments are shown in the accompanying drawings, wherein the same or similar reference numerals throughout represent the same or similar elements or elements having the same or similar functions. The embodiments described below with reference to the accompanying drawings are exemplary and are only used to explain the present application, and cannot be understood as limiting the present application.

[0027] In the description of this application, if there is a description of first, second, etc., it is only for the purpose of distinguishing technical features, and cannot be understood as indicating or implying relative importance or implicitly indicating the number of the indicated technical features or implicitly indicating the order of the indicated technical features.

[0028] In the description of the present application, it should be understood that the descriptions involving orientation, such as the orientation or positional relationship indicated as up, down, etc., are based on the orientation or positional relationship shown in the drawings, and are only for the convenience of describing the present application and simplifying the description, and do not indicate or imply that the device or element referred to must have a specific orientation, be constructed and operated in a specific orientation, and therefore should not be understood as a limitation on the present application.

[0029] In the description of this application, it should be noted that, unless otherwise clearly defined, terms such as setting, installing, connecting, etc. should be understood in a broad sense, and technicians in the relevant technical field can reasonably determine the specific meaning of the above terms in this application based on the specific content of the technical solution.

[0030] The technical solution of the present application will be clearly and completely described below in conjunction with the accompanying drawings. Obviously, the embodiments described below are only part of the embodiments of the present application, not all of the embodiments.

[0031] In order to better describe the digital power parallel method, device and storage medium of the embodiment of the present invention, an application scenario of a parallel system is proposed here, such as Figure 1 As shown, the multiple power supply devices may be independent power supply devices or board-type power supply platforms (i.e., multiple board-type sockets are provided in one frame, and the board-type power supply devices may be connected to the board-type sockets through the board-type socket interface). Figure 1 As shown, this application scenario includes multiple power supply devices. For the convenience of description, the power supply device used as the host is recorded as the first power supply device 110, and the multiple power supply devices used as slaves are recorded as the second power supply device 120. The example in the figure is a schematic diagram of three power supply devices connected in parallel, but in actual projects, it is necessary to face the scenario where the number of parallel devices far exceeds three.

[0032] The first power supply device 110 is communicatively connected to the plurality of second power supply devices 120 via the Ethernet switch device 130 , thereby providing a communication basis for the first power supply device 110 and the plurality of second power supply devices 120 to be connected in parallel.

[0033] The first power supply device 110 can generate a control clock cycle signal, and the control clock cycle signal can be connected to each second power supply device 120 through a clock line, so that the first power supply device 110 can synchronously transmit the control clock cycle signal to multiple second power supply devices 120 through the clock line. In the embodiment of the present application, the synchronization characteristics of the control clock cycle signal are utilized to effectively improve the synchronization in the parallel control process.

[0034] The Ethernet switch device 130 can be a 100M or 1000M switch device. The natural isolation communication feature of Ethernet can meet the needs of long distance and isolation communication between devices. At the same time, the Ethernet communication speed is much higher than RS485 or CAN (Controller Area Network) communication, which can well reduce the output synchronization error between devices and can also better adapt to a larger number of power supply devices.

[0035] The first power supply device 110 and the plurality of second power supply devices 120 are networked via an Ethernet switch device 130, and the subsequent data communication can be completed by using the network IP information.

[0036] Specifically, the network IP (Internet Protocol, a protocol for interconnecting networks) information can include device ID (identity document) information. If the IP uses the Class C address rule, the host number of the IP can be the device ID + a fixed offset, such as Figure 1 In the parallel system shown, assuming that the fixed offset is 10, the subnet mask is 255.255.255.0, the network number is 192.168.0, and the host number is the device ID + fixed offset, the host IP is: 192.168.0.10, and the IPs of the two slaves are: 192.168.0.11 and 192.168.0.12, that is, it can be understood that the IP of the first power supply device 110 is 192.168.0.10, and the second power supply device 120 increases one by one from 192.168.0.11.

[0037] At the same time, in order to reduce the amount of communication data of the entire parallel system and make the setting of the first power supply device 110 fast enough, the entire communication only uses two types of communication data frames: host setting frame and slave upload frame. At the same time, the full-duplex communication characteristics of Ethernet are utilized to make the two data frames independent of each other, without the need to use the master-slave response method. The first power supply device 110 and the second power supply device 120 can both communicate using the UDP communication method, wherein the first power supply device 110 can use the UDP broadcast method to broadcast data to multiple second power supply devices 120. For example, the host setting frame can be sent using the broadcast method with the IP address of 192.168.0.255, and the slave upload frame can be sent using a point-to-point method.

[0038] The data frame formats of the above host setting frame and slave upload frame are shown in Table 1.

[0039] Table 1

[0040]

[0041] The meanings of the various parts in Table 1 are as follows.

[0042] Frame header: Use special characters. In order to prevent the possibility of duplication with subsequent voltage and current values, NaN values ​​can be used, such as consecutive 0xDEADBEEF and 0xDEADBEEF.

[0043] Device ID: The device ID value set by the user. Fill in the device ID when sending. For example, the host ID can be fixed to 0, and the slave ID can be 1~N; N represents the Nth slave;

[0044] Event: When setting frames for the host, it mainly indicates the start command, stop command, start parallel command, stop parallel command, etc. When uploading frames for the slave, it indicates various alarm information of the slave;

[0045] Voltage: When the host sets the frame, it indicates the set voltage sent by the host to all slaves; when the slave uploads the frame, it indicates the voltage sampling of the slave;

[0046] Current: When the host sets the frame, it indicates the set current sent by the host to all slaves; when the slave uploads the frame, it indicates the current sampling of the slave;

[0047] Verification: All data in this data frame are verified except for itself, and CRC16 can be used;

[0048] Frame tail: Special characters are used. In order to prevent the possibility of duplication with subsequent voltage and current values, NaN values ​​can be used. In order to facilitate the positioning of data frames, it is inconsistent with the frame header.

[0049] Based on the above application scenarios, the digital power parallel connection method, device and storage medium according to the embodiments of the present invention are described below.

[0050] See also Figure 2 As shown, Figure 2 1 is a flow chart of a digital power parallel method provided by an embodiment of the present application. The digital power parallel method is applied to a first power supply device. The digital power parallel method includes:

[0051] Get output adjustment parameters;

[0052] Generate a host setting frame according to the output adjustment parameters;

[0053] In response to the rising edge of the control clock cycle signal, the host setting frame is sent to each second power supply device 120 in a broadcast manner, and at the next rising edge, the first power supply device 110 is controlled to complete output adjustment according to the output adjustment parameter;

[0054] Among them, each second power supply device 120 completes output adjustment according to the received output adjustment parameters in response to the first rising edge of the control clock cycle signal after receiving the host setting frame; the first power supply device 110 completes output adjustment according to the output adjustment parameters, and the second power supply device 120 completes output adjustment according to the received output adjustment parameters in response to the same rising edge of the control clock cycle signal.

[0055] In the embodiment of the present application, the communication connection between the first power supply device 110 and the multiple second power supply devices 120 is realized through the Ethernet switch device 130, which can achieve higher-speed communication and provide more access nodes, providing a basis for the parallel operation of a larger number of power supply devices. At the same time, by cleverly using the control clock cycle signal generated by the first power supply device 110 as a trigger signal for the first power supply device 110 and the multiple second power supply devices 120 to adjust the output, the error in the parallel operation of the multiple power supply devices can be greatly reduced (when the number of power supply devices is large, the effect is more obvious). In addition, the first power supply device 110 can transmit the host setting frame to the multiple second power supply devices 120 in a broadcast manner through the Ethernet switch device 130, which can further reduce the time required for data transmission and achieve higher frequency adjustments during the parallel operation.

[0056] The above output adjustment parameters are used to control the start, stop, start parallel operation, stop parallel operation, etc. of the power supply equipment. The specific functions can be adaptively adjusted according to actual needs.

[0057] Specifically, the output adjustment parameters may include event instructions, current setting parameters, and voltage setting parameters; event instructions may be used to indicate the parallel working status of the first power supply device 110 and the multiple second power supply devices 120, such as starting parallel operation and stopping parallel operation. Event instructions may also be used to indicate whether the first power supply device 110 and the multiple second power supply devices 120 are shut down, started, and so on.

[0058] The output adjustment parameters may be manually input through an interactive interface on the first power supply device 110 or an interactive interface of a host computer or an interactive interface of a power supply platform.

[0059] When the above voltage setting parameters are used to control the first power supply device 110, the voltage can be set for the user; when the above voltage setting parameters are used to control the second power supply device 120, it can be obtained by adding a fixed voltage increment to the user-set voltage input by the user, wherein the fixed increment is added to ensure that the slave operates in the current loop.

[0060] When the above-mentioned current setting parameters are used to control the first power supply device 110, they can be obtained by dividing the user-set current and the number of power supply devices that need to be connected in parallel; when the above-mentioned current setting parameters are used to control the second power supply device 120, they can be directly the current sampling value of the first power supply device 110, and the sampling period of the current sampling value can be consistent with the period of the control clock cycle signal.

[0061] The above-mentioned control clock cycle signal can be understood as a square wave signal emitted with a fixed periodicity, and the time interval between the two rising edges is sufficient for the first power supply device 110 to broadcast the host setting frame to each second power supply device 120, and for the second power supply device 120 to have enough time to complete the adjustment according to the output adjustment parameters in the host setting frame at the same time as the first power supply device 110.

[0062] The host setting frame is sent at the rising edge of the control clock cycle signal, and can be sent at the rising edge of each control clock cycle signal subsequently. Considering that the output adjustment parameters may change, this high-frequency adjustment rhythm can make the parallel process smoother.

[0063] After sending the host setting frame, the first power supply device 110 will not immediately complete the adjustment of the first power supply device 110 according to the host setting frame, but will wait for the arrival of the next rising edge and then complete the output, thereby providing sufficient time for multiple second power supply devices 120 to receive the host setting frame.

[0064] The above-mentioned multiple second power supply devices 120 will also complete the adjustment of the second power supply device 120 according to the host setting frame at the first rising edge after receiving the host setting frame. This is because the time from sending the host setting frame to receiving the host setting frame at the second power supply device 120 is within the same cycle of the control clock cycle signal. Therefore, in fact, the first power supply device 110 and each second power supply device 120 are triggered by the same rising edge to complete the output adjustment control.

[0065] In some implementations, each second power device 120 is provided with a host buffer area, and each second power device 120 receives a host setting frame by following the steps below:

[0066] In response to the host setting frame, starting a first Ethernet receiving interrupt procedure;

[0067] During the execution of the first Ethernet receiving interrupt program, the host setting frame is temporarily stored in the host buffer area.

[0068] In this embodiment, by setting a host cache area in each second power supply device 120, it is convenient to cache the host setting frame to avoid data loss. At the same time, by completing data caching in the first Ethernet receiving interrupt program, the computing power occupied by the controller in the second power supply device 120 can also be reduced.

[0069] In some implementations, the digital power paralleling method further includes:

[0070] Each second power supply device 120 does not receive the host setting frame within the first preset time length, and generates a first alarm message.

[0071] In this embodiment, each second power supply device 120 can determine whether a host setting frame has been received within a first preset time length, thereby determining whether there is a situation where the host setting frame has not been received, and further determining whether there is a communication disconnection with the first power supply device 110, thereby avoiding the impact caused by long-term parallel operation when data communication is lost.

[0072] The first preset time length may be set according to a frame sending cycle set by the host, that is, may be determined as a multiple of the cycle.

[0073] In some implementations, the digital power paralleling method further includes:

[0074] Receive slave upload frames uploaded by multiple second power devices 120, the multiple second power devices 120 cyclically upload the slave upload frames in sequence, the time interval between every two power devices uploading the slave upload frames is one clock cycle of the control clock cycle signal, and each slave upload frame at least includes the operation data of the corresponding second power device 120;

[0075] The operation data of each second power supply device 120 is displayed according to the slave upload frame.

[0076] The above-mentioned slave upload frame mainly uploads the operation information of the second power supply device 120 to the first power supply device 110. The structure of the slave upload frame has been described above and will not be repeated here.

[0077] The above-mentioned operation information may include alarm information and echo information (current, voltage, etc.), so that the first power supply device 110 can display the operation information after receiving it, so that the user can understand the operation status of the power supply device. It should be noted that the alarm information and echo information of the first power supply device 110 can be displayed directly after detection, and can no longer be obtained through data frames.

[0078] The above-mentioned multiple second power supply devices 120 adopt a method of uploading the operation information in sequence and in a cycle, which can effectively avoid the situation where a large amount of operation information is uploaded at the same time, causing communication congestion and data loss.

[0079] In some embodiments, a slave upload buffer is provided in the first power supply device 110;

[0080] Receiving slave upload frames uploaded by multiple second power supply devices 120, including:

[0081] In response to the slave uploading a frame, starting a second Ethernet receiving interruption program;

[0082] During the execution of the second Ethernet receiving interrupt program, the slave upload frame is temporarily stored in the slave upload buffer area.

[0083] In this embodiment, by setting a slave upload buffer area in each first power supply device 110, it is convenient to cache the slave upload frame to avoid data loss. At the same time, by completing the data cache in the second Ethernet receiving interrupt program, it is also possible to reduce the occupation of the computing power of the controller in the first power supply device 110. In addition, the multiple second power supply devices 120 also upload the slave upload frames in sequence and at intervals, which can also further reduce the possibility of slave upload frame loss.

[0084] In some embodiments, a slave data cache is provided in the first power supply device 110, and the slave data cache includes a plurality of cache segments provided corresponding to the plurality of second power supply devices 120;

[0085] The operation data of each second power supply device 120 is displayed according to the frame uploaded by the slave device, including:

[0086] At each clock cycle of the control clock cycle signal, the temporarily stored operation data of the slave upload frame is put into the cache segment corresponding to the second power supply device 120 that sends the slave upload frame from the slave upload cache area;

[0087] The operation information of multiple second power supply devices stored in multiple cache segments is displayed.

[0088] In this embodiment, a slave data cache is set, and multiple cache segments are set in the slave data cache, so that after the data is cached in the slave upload cache, the data can be transferred from the slave upload cache to the slave data cache in a timely manner. In this way, the storage space occupied by the slave upload cache can be reduced. In addition, the operation information of multiple second power supply devices 120 is stored correspondingly through multiple cache segments, which can also prevent the data from being overwritten by other power supply devices.

[0089] In some implementations, the digital power paralleling method further includes:

[0090] If no slave upload frame uploaded by the same second power supply device 120 is received within the second preset time length, a second alarm message is generated.

[0091] In this embodiment, the first power supply device 110 determines whether a slave upload frame uploaded by the same second power supply device 120 is received within a second preset time length, thereby determining whether there is a communication disconnection in the second power supply device 120, thereby avoiding the impact caused by long-term parallel operation when data communication is lost.

[0092] In some implementations, it can be determined whether there is a problem with the second power supply device 120 by judging the number of slave upload frames uploaded by multiple second power supply devices 120. Specifically, under normal circumstances, the difference in the number of slave upload frames uploaded between two second power supply devices 120 will not exceed 1. Therefore, once it exceeds 1, it can be preliminarily determined that data loss has occurred. The specific difference setting can be flexibly adjusted according to actual conditions.

[0093] In some embodiments, in addition to storing information such as slave events, slave voltage, and current sampling values, the cache segment can also store the number of slave uploads, and thus, in addition to display echo, alarm and other operations, verification operations can also be performed, such as the above-mentioned determination of whether the second power supply device 120 is disconnected from the network.

[0094] In some implementations, the output adjustment parameters include event instructions, current setting parameters, and voltage setting parameters; the event instructions are used to indicate the parallel working state of the first power supply device 110 and the plurality of second power supply devices 120;

[0095] The first power supply device 110 and each second power supply device 120 perform output adjustment by the following steps:

[0096] Determine the parallel working status according to the event command;

[0097] When the parallel operation status indicates that the parallel operation is started, the current adjustment is completed according to the current setting parameters, and the voltage adjustment is completed according to the voltage setting parameters.

[0098] The above event instructions can be understood as “events” in Table 1.

[0099] The above current setting parameters and voltage setting parameters can be understood as those in Table 1, and are the current and voltage when the host sets the frame.

[0100] The above current setting parameters and voltage setting parameters are mainly used to complete the control of the output adjustment of the power supply equipment.

[0101] There are multiple parallel working states, such as starting parallel and stopping parallel.

[0102] When the current adjustment is completed according to the current setting parameters, an incremental PID algorithm can be added for control. During the PID control process, the Kd coefficient can be 0, and the Kp coefficient and Ki coefficient can be debugged and predetermined according to the actual parallel situation; the target value of the incremental PID is the current setting parameter, and the feedback value is the real-time sampling value of the slave; after the incremental PID operation, the current increment is obtained, and the slave output current is the current output value plus the current increment.

[0103] The digital power parallel method provided in the embodiment of the present application can be performed by a digital power parallel device. In the embodiment of the present application, the digital power parallel device performing the digital power parallel method is taken as an example to illustrate the digital power parallel device provided in the embodiment of the present application.

[0104] refer to Figure 3 The embodiment of the present application further provides a digital power parallel device, the digital power parallel device comprising:

[0105] A parameter acquisition unit, used for acquiring output adjustment parameters;

[0106] A data frame generating unit, used for generating a host setting frame according to the output adjustment parameter;

[0107] A synchronization control unit, configured to send the host setting frame to each second power supply device 120 in a broadcast manner in response to a rising edge of the control clock cycle signal, and control the first power supply device 110 to complete output adjustment according to the output adjustment parameter at the next rising edge;

[0108] Among them, each second power supply device 120 completes output adjustment according to the received output adjustment parameters in response to the first rising edge of the control clock cycle signal after receiving the host setting frame; the first power supply device 110 completes output adjustment according to the output adjustment parameters, and the second power supply device 120 completes output adjustment according to the received output adjustment parameters in response to the same rising edge of the control clock cycle signal.

[0109] In addition, an embodiment of the present application also provides a computer-readable storage medium, which stores computer-executable instructions. The computer-executable instructions are executed by a processor or a control module, so that the above-mentioned processor can execute the digital power supply parallel method in the above-mentioned embodiment, for example, execute the method described above.

[0110] It will be appreciated by those skilled in the art that all or some of the steps and systems in the method disclosed above may be implemented as software, firmware, hardware and appropriate combinations thereof. Some physical components or all physical components may be implemented as software executed by a processor, such as a central processing unit, a digital signal processor or a microprocessor, or may be implemented as hardware, or may be implemented as an integrated circuit, such as an application specific integrated circuit. Such software may be distributed on a computer-readable medium, which may include a computer storage medium or a non-transitory medium and a communication medium or a temporary medium. As known to those skilled in the art, the term computer storage medium includes volatile and non-volatile, removable and non-removable media implemented in any method or technology for storing information such as computer-readable instructions, data structures, program modules or other data. Computer storage media include, but are not limited to, RAM, ROM, EEPROM, flash memory or other memory technologies, CD-ROM, digital versatile disk DVD or other optical disk storage, magnetic cassettes, magnetic tapes, disk storage or other magnetic storage devices, or any other medium that may be used to store desired information and may be accessed by a computer. Furthermore, it is well known to those skilled in the art that communication media typically embodies computer readable instructions, data structures, program modules, or other data in a modulated data signal such as a carrier wave or other transport mechanism, and may include any information delivery media.

[0111] The embodiments of the present application are described in detail above in conjunction with the accompanying drawings, but the present application is not limited to the above embodiments, and various changes can be made within the knowledge scope of ordinary technicians in the relevant technical field without departing from the purpose of the present application.

Claims

1. A digital power parallel connection method, characterized in that: Applied to a first power supply device, the first power supply device is communicatively connected with a plurality of second power supply devices through an Ethernet switch device, and the first power supply device and the plurality of the second power supply devices can be used for parallel operation; the first power supply device generates a control clock cycle signal, and synchronously transmits the control clock cycle signal to the plurality of the second power supply devices; The digital power paralleling method comprises: Get output adjustment parameters; generating a host setting frame according to the output adjustment parameters; In response to the rising edge of the control clock cycle signal, the host setting frame is sent to each of the second power supply devices in a broadcast manner, and at the next rising edge, the first power supply device is controlled to complete output adjustment according to the output adjustment parameter; Among them, each of the second power supply devices completes output adjustment according to the received output adjustment parameters in response to the first rising edge of the control clock cycle signal after receiving the host setting frame; the first power supply device completes output adjustment according to the output adjustment parameters, and the second power supply device completes output adjustment according to the received output adjustment parameters in response to the same rising edge of the control clock cycle signal.

2. The digital power parallel connection method according to claim 1, characterized in that: Each of the second power supply devices is provided with a host buffer area, and each of the second power supply devices receives the host setting frame through the following steps: In response to the host setting frame, starting a first Ethernet receiving interrupt program; During the execution of the first Ethernet receiving interrupt program, the host setting frame is temporarily stored in the host buffer area.

3. The digital power parallel connection method according to claim 1 or 2, characterized in that: The digital power parallel method further includes: Each of the second power supply devices fails to receive the host setting frame within a first preset time length and generates a first alarm message.

4. The digital power parallel connection method according to claim 1, characterized in that: The digital power parallel method further includes: Receive a plurality of slave upload frames uploaded by the second power supply device, wherein the plurality of second power supply devices sequentially and cyclically upload the slave upload frames, wherein the time interval between every two of the power supply devices uploading the slave upload frames is one clock cycle of the control clock cycle signal, and each of the slave upload frames at least includes operation information corresponding to the second power supply device; The operation information of each of the second power supply devices is displayed according to the frame uploaded by the slave device.

5. The digital power parallel connection method according to claim 4, characterized in that: The first power supply device is provided with a slave upload buffer area; The receiving a plurality of slave upload frames uploaded by the second power supply device comprises: In response to the slave uploading a frame, starting a second Ethernet receiving interrupt program; During the execution of the second Ethernet receiving interrupt program, the slave upload frame is temporarily stored in the slave upload buffer area.

6. The digital power parallel connection method according to claim 5, characterized in that: A slave data buffer area is provided in the first power supply device, and the slave data buffer area includes a plurality of buffer segments corresponding to a plurality of the second power supply devices; The displaying the operation information of each second power supply device according to the slave upload frame includes: At every clock cycle of the control clock cycle signal, the temporarily stored operation information of the slave upload frame is placed in the slave upload buffer area into the buffer segment corresponding to the second power supply device that sends the slave upload frame; The operation information of the plurality of second power supply devices stored in the plurality of cache segments is displayed.

7. The digital power parallel connection method according to claim 1, characterized in that: The digital power parallel method further includes: If no slave upload frame uploaded by the same second power supply device is received within a second preset time length, a second alarm message is generated.

8. The digital power parallel connection method according to claim 1, characterized in that: The output adjustment parameters include event instructions, current setting parameters, and voltage setting parameters; the event instructions are used to indicate the parallel working status of the first power supply device and a plurality of the second power supply devices; The first power supply device and each of the second power supply devices perform output regulation by the following steps: Determine the parallel working state according to the event instruction; When the parallel operation status indicates starting the parallel operation, the current adjustment is completed according to the current setting parameter, and the voltage adjustment is completed according to the voltage setting parameter.

9. A digital power parallel device, characterized in that: Applied to a first power supply device, the first power supply device is communicatively connected with a plurality of second power supply devices through an Ethernet switch device, and the first power supply device and the plurality of the second power supply devices can be used for parallel operation; the first power supply device generates a control clock cycle signal, and synchronously transmits the control clock cycle signal to the plurality of the second power supply devices; The digital power parallel device comprises: A parameter acquisition unit, used for acquiring output adjustment parameters; A data frame generating unit, configured to generate a host setting frame according to the output adjustment parameter; a synchronization control unit, configured to send the host setting frame to each of the second power supply devices in a broadcast manner in response to a rising edge of the control clock cycle signal, and control the first power supply device to complete output adjustment according to the output adjustment parameter at a next rising edge; Among them, each of the second power supply devices completes output adjustment according to the received output adjustment parameters in response to the first rising edge of the control clock cycle signal after receiving the host setting frame; the first power supply device completes output adjustment according to the output adjustment parameters, and the second power supply device completes output adjustment according to the received output adjustment parameters in response to the same rising edge of the control clock cycle signal.

10. A computer-readable storage medium, characterized in that: The computer-readable storage medium stores computer-executable instructions, and the computer-executable instructions are used to enable a computer to execute the digital power parallel connection method according to any one of claims 1 to 8.

Citation Information

Patent Citations

  • High-frequency oxidation power supply based on CAN and RS485 communication

    CN109696872A

  • Inverter power supply parallel system and current sharing control method thereof

    CN110661291A