Method, system and device for realizing modulation signal ACPR optimization aiming at different mean squares and bandwidths, processor and storage medium

Through FPGA processing and RF gain control, the IQ signal gain is adjusted in combination with digital and analog domains, the ACPR optimization problem of vector signal generators under different mean squares and bandwidths is solved, and the signal-to-noise ratio and application range of signal output are improved.

CN119232534APending Publication Date: 2024-12-31TRANSCOM INSTR
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202411221990.1
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-09-02
Publication Date
2024-12-31

AI Technical Summary

Technical Problem

When a vector signal generator transmits modulated signals of different mean squares and different bandwidths, it is difficult to optimize the signal-to-noise ratio (ACPR) of the signal-to-noise ratio and deteriorate the ACPR of narrowband signals.

Method used

By precalibrating the bandwidth and amplitude relationship and the peak and frequency relationship of the IQ signal, the gain ratio required for the IQ data is calculated, the RF gain control is performed, and the IQ signal gain is adjusted in combination with the digital domain and the analog domain to ensure ACPR quality.

Benefits of technology

The ACPR optimization of modulated signals of different mean squares and bandwidths is realized, which avoids over-processing of data bits and linear distortion of voltage-controlled diodes, and improves the signal-to-noise ratio and applicable range of signal output.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119232534A_ABST
    Figure CN119232534A_ABST
Patent Text Reader

Abstract

The invention relates to a method for realizing modulation signal ACPR optimization processing aiming at different mean squares and bandwidths. The method comprises the following steps: pre-calibrating the relationship between the bandwidth and the amplitude, and pre-calibrating the relationship between the peak value of an IQ signal and the frequency; m segments of effective sequences are extracted from the original data through the FPGA; respectively carrying out FFT operation or MS mean square calculation through the FPGA, and multiplying the obtained results delta avg1 and delta avg2 to obtain a gain proportion value delta all required by the IQ data; carrying out overflow judgment on the gain proportion value deltaall, and outputting the gain proportion value deltaall to carry out radio frequency gain control; according to the gain proportion value deltaall, the proportion value deltad of data proportion control and the proportion value deltad of voltage control are obtained. By adopting the method, the system, the device, the processor and the computer readable storage medium for realizing the modulation signal ACPR optimization processing aiming at different mean squares and bandwidths, the gain of the IQ signal is jointly adjusted by adopting a digital domain and an analog domain, so that the ACPR quality of an output signal of a data IQ modulator is closer to expectation, overflow gain control is increased, and the accuracy of the ACPR optimization processing is improved. And front-end gain insufficiency is made up from subsequent radio frequency channel gain.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of vector signal transmission, and in particular to the field of ACPR optimization of modulated signals transmitting different mean squares and different bandwidths in a vector signal generator, and specifically refers to a method, system, device, processor and computer-readable storage medium thereof for realizing ACPR optimization processing of modulated signals with different mean squares and bandwidths. Background Art

[0002] Usually, the vector signal generator is mainly composed of the frequency synthesis part, the baseband IQ generation part, the IQ modulation part, and the RF channel gain part. In the baseband signal output scheme, the peak-to-peak value of the IQ signal is fixed, which results in different mean power of the baseband IQ signal output power when transmitting modulated signals with different mean ratios, which in turn affects the signal-to-noise ratio of the subsequent IQ modulator output signal, making it difficult to exert the performance of the device itself. In addition, since the smaller the bandwidth of the modulated signal, the smaller the peak voltage that the modulator can withstand, the ACPR of the narrowband IQ modulated signal deteriorates significantly when the same peak-to-peak value IQ signal is used for modulation. Summary of the invention

[0003] The purpose of the present invention is to overcome the shortcomings of the above-mentioned prior art and provide a method, system, device, processor and computer-readable storage medium thereof that meet the requirements of high accuracy, small error and wide application range for optimizing ACPR processing of modulated signals for different mean squares and bandwidths.

[0004] In order to achieve the above-mentioned object, the method, system, device, processor and computer-readable storage medium thereof for optimizing ACPR of modulated signals for different mean squares and bandwidths of the present invention are as follows:

[0005] The method for optimizing the ACPR of a modulated signal for different mean squares and bandwidths is mainly characterized in that the method comprises the following steps:

[0006] (1) Pre-calibration bandwidth and amplitude relationship, pre-calibration IQ signal peak and frequency relationship;

[0007] (2) extracting M valid sequences from the original data through FPGA;

[0008] (3) Perform FFT operation or MS mean square calculation through FPGA, and obtain the result δ avg1 and δ avg2 Multiply to get the required gain ratio value of IQ data 6 all ;

[0009] (4) Gain ratio value δ all Perform overflow judgment and output for RF gain control;

[0010] (5) According to the gain ratio value δ all , the ratio values ​​of data ratio control and voltage control are both δ d ,Right now

[0011] Preferably, the pre-calibration of the relationship between bandwidth and amplitude in step (1) specifically includes the following steps:

[0012] (1-1.1) Input IQ data with the same mean square and different bandwidth to the signal source, and keep the output parameter values ​​of other signal sources;

[0013] (1-1.2) Using the adjustment data amplitude parameter δ x , according to the successive approximation method, the ACPR value on the spectrum analyzer reaches the maximum value;

[0014] (1-1.3) Different amplitude parameters corresponding to different bandwidths are obtained;

[0015] (1-1.4) Use polynomial least squares method to perform linear fitting, conduct error minimization training, and fit polynomial parameters;

[0016] (1-1.5) Store the polynomial parameters into the RAM module area of ​​the FPGA.

[0017] Preferably, the pre-calibration of the peak value and frequency relationship of the IQ signal in step (1) specifically includes the following steps:

[0018] (2-1.1) Input the same bandwidth mean square as MS c IQ data to the signal source;

[0019] (2-1.2) When switching to different frequency points, maintain the output parameter values ​​of other signal sources;

[0020] (2-1.3) By adjusting the data scaling parameter g, the ACPR value on the spectrum analyzer is maximized according to the successive approximation method, and the table records the value.

[0021] Preferably, the FFT operation is performed in step (3), specifically comprising the following steps:

[0022] (1-3.1) Perform FFT Fourier calculations respectively to obtain different spectrum density functions. The frequency point where the spectrum density is lower than the threshold is the signal bandwidth threshold position, and the bandwidth value is obtained;

[0023] (1-3.2) Average the bandwidth values ​​obtained from the M-segment sequence to obtain the bandwidth BW avg ;

[0024] (1-3.3) According to bandwidth BW avg Get polynomial parameter values Perform polynomial fitting to calculate the amplitude coefficient δ avg1 .

[0025] Preferably, the MS mean square calculation is performed in step (3), specifically comprising the following steps:

[0026] (2-3.1) Calculate the mean square value of each of the M segments and obtain MS by averaging avg ;

[0027] (2-3.2) According to the current frequency value, linear fitting is performed to obtain g(fx);

[0028] (2-3.3) Calculate the corresponding data ratio δ avg2 .

[0029] Preferably, the step (4) specifically comprises the following steps:

[0030] (4.1) Compare the corresponding data ratio δ avg2 and the system reference threshold δ ref ;

[0031] (4.2) If δ ref ≥δ all When , there is no overflow, the RF gain value is 0dB, and the IQ signal is actually set to the required ratio δ ar Set to δ all The value of

[0032] (4.3) If δ ref <δ all When , the overflow gain is Gain over , the actual required ratio of the IQ signal is set to δ ar Set to δ ref The value of

[0033] (4.4) Output signal to the RF gain module and perform RF gain control.

[0034] Preferably, the method further comprises the following steps:

[0035] The ratio value δ of the data ratio control d The signal is input to the DAC module for processing, and then to the fixed gain differential amplifier, and then to the voltage-controlled diode, and then adjusted together with the proportional value of the voltage-controlled voltage, and then output to the IQ modulator to adjust the IQ signal gain, combined with the gain proportional value δ all Performs overflow gain control.

[0036] The system for optimizing ACPR processing of modulation signals for different mean squares and bandwidths has the following main features: the system includes an FPGA, a DAC module, a differential amplifier, a voltage-controlled diode, an IQ modulator and a radio frequency gain module; the input end of the DAC module is connected to the FPGA, the output end of the DAC module is connected to the differential amplifier, the output end of the differential amplifier is connected to the voltage-controlled diode, the input end of the voltage-controlled diode is also connected to the FPGA, the output end of the voltage-controlled diode is connected to the IQ modulator, the output end of the IQ modulator is connected to the radio frequency gain module, and the input end of the radio frequency gain module is also connected to the FPGA; the FPGA is used to amplify and reduce the original data according to the calibration storage content, and perform overflow gain control.

[0037] The main feature of the device for realizing ACPR optimization processing of modulation signals for different mean squares and bandwidths is that the device comprises:

[0038] a processor configured to execute computer executable instructions;

[0039] The memory stores one or more computer executable instructions. When the computer executable instructions are executed by the processor, the steps of the method for optimizing the ACPR of the modulated signal for different mean squares and bandwidths are implemented.

[0040] The main feature of the processor for realizing ACPR optimization processing of modulation signals for different mean squares and bandwidths is that the processor is configured to execute computer executable instructions. When the computer executable instructions are executed by the processor, the various steps of the above-mentioned method for realizing ACPR optimization processing of modulation signals for different mean squares and bandwidths are realized.

[0041] The main feature of the computer-readable storage medium is that a computer program is stored thereon, and the computer program can be executed by a processor to implement the various steps of the above-mentioned method for optimizing the ACPR processing of the modulated signal for different mean squares and bandwidths.

[0042] The method, system, device, processor and computer-readable storage medium of the present invention are used to optimize the ACPR processing of the modulated signal for different mean squares and bandwidths. In order to avoid the DAC output being affected by noise due to excessive processing of the number of data bits and to avoid using the linear distortion area of ​​the voltage-controlled diode, the digital domain and the analog domain are used to jointly adjust the IQ signal gain, so as to ensure that the ACPR quality of the data IQ modulator output signal is closer to the expectation; at the same time, in order to adapt to extreme situations, the required gain overflows the baseband signal adjustment range, and the overflow gain control is added to make up for the insufficient front-end gain from the subsequent RF channel gain. BRIEF DESCRIPTION OF THE DRAWINGS

[0043] Figure 1 The flowchart of the method for optimizing the ACPR of a modulation signal for different mean squares and bandwidths according to the present invention is shown.

[0044] Figure 2 The present invention is a flowchart of the FPGA process of the method for optimizing the ACPR of a modulation signal for different mean squares and bandwidths. DETAILED DESCRIPTION

[0045] In order to more clearly describe the technical content of the present invention, further description is given below in conjunction with specific embodiments.

[0046] The method of the present invention using the above system to optimize the ACPR of the modulation signal for different mean squares and bandwidths includes the following steps:

[0047] (1) Pre-calibration bandwidth and amplitude relationship, pre-calibration IQ signal peak and frequency relationship;

[0048] (2) extracting M valid sequences from the original data through FPGA;

[0049] (3) Perform FFT operation or MS mean square calculation through FPGA, and obtain the result δ avg1 and δ avg2 Multiply to get the required gain ratio value of IQ data 6 all ;

[0050] (4) Gain ratio value δ all Perform overflow judgment and output for RF gain control;

[0051] (5) According to the gain ratio value δ all , the ratio values ​​of data ratio control and voltage control are both δ d ,Right now

[0052] As a preferred embodiment of the present invention, the pre-calibration of the relationship between bandwidth and amplitude in step (1) specifically includes the following steps:

[0053] (1-1.1) Input IQ data with the same mean square and different bandwidth to the signal source, and keep the output parameter values ​​of other signal sources;

[0054] (1-1.2) Using the adjustment data amplitude parameter δ x , according to the successive approximation method, the ACPR value on the spectrum analyzer reaches the maximum value;

[0055] (1-1.3) Different amplitude parameters corresponding to different bandwidths are obtained;

[0056] (1-1.4) Use polynomial least squares method to perform linear fitting, conduct error minimization training, and fit polynomial parameters;

[0057] (1-1.5) Store the polynomial parameters into the RAM module area of ​​the FPGA.

[0058] As a preferred embodiment of the present invention, the peak value and frequency relationship of the pre-calibrated IQ signal in step (1) specifically includes the following steps:

[0059] (2-1.1) Input the same bandwidth mean square as MS c IQ data to the signal source;

[0060] (2-1.2) When switching to different frequency points, maintain the output parameter values ​​of other signal sources;

[0061] (2-1.3) By adjusting the data scaling parameter g, the ACPR value on the spectrum analyzer is maximized according to the successive approximation method, and the table records the value.

[0062] As a preferred embodiment of the present invention, the FFT operation is performed in step (3), specifically comprising the following steps:

[0063] (1-3.1) Perform FFT Fourier calculations respectively to obtain different spectrum density functions. The frequency point where the spectrum density is lower than the threshold is the signal bandwidth threshold position, and the bandwidth value is obtained;

[0064] (1-3.2) Average the bandwidth values ​​obtained from the M-segment sequence to obtain the bandwidth BW avg ;

[0065] (1-3.3) According to bandwidth BW avg Get polynomial parameter values Perform polynomial fitting to calculate the amplitude coefficient δ avg1 .

[0066] As a preferred embodiment of the present invention, the MS mean square calculation is performed in step (3), which specifically includes the following steps:

[0067] (2-3.1) Calculate the mean square value of each of the M segments and obtain MS by averaging avg ;

[0068] (2-3.2) According to the current frequency value, linear fitting is performed to obtain g(fx);

[0069] (2-3.3) Calculate the corresponding data ratio δ avg2 .

[0070] As a preferred embodiment of the present invention, the step (4) specifically comprises the following steps:

[0071] (4.1) Compare the corresponding data ratio δ avg2 and the system reference threshold δ ref ;

[0072] (4.2) If 8 ref ≥δ all When , there is no overflow, the RF gain value is 0dB, and the IQ signal is actually set to the required ratio δ ar Set to δ all The value of

[0073] (4.3) If δ ref <δ all When , the overflow gain is Gain over , the actual required ratio of the IQ signal is set to δ ar Set to δ ref The value of

[0074] (4.4) Output signal to the RF gain module and perform RF gain control.

[0075] As a preferred embodiment of the present invention, the method further comprises the following steps:

[0076] The ratio value δ of the data ratio control d The signal is input to the DAC module for processing, and then to the fixed gain differential amplifier, and then to the voltage-controlled diode, and then adjusted together with the proportional value of the voltage-controlled voltage, and then output to the IQ modulator to adjust the IQ signal gain, combined with the gain proportional value δ all Performs overflow gain control.

[0077] The system of the present invention performs ACPR optimization processing on modulated signals for different mean squares and bandwidths, wherein the system comprises an FPGA, a DAC module, a differential amplifier, a voltage-controlled diode, an IQ modulator and a radio frequency gain module, wherein the input end of the DAC module is connected to the FPGA, the output end of the DAC module is connected to the differential amplifier, the output end of the differential amplifier is connected to the voltage-controlled diode, the input end of the voltage-controlled diode is also connected to the FPGA, the output end of the voltage-controlled diode is connected to the IQ modulator, the output end of the IQ modulator is connected to the radio frequency gain module, and the input end of the radio frequency gain module is also connected to the FPGA; the FPGA is used to amplify and reduce the original data according to the calibration storage content, and perform overflow gain control.

[0078] The device for optimizing the ACPR of a modulation signal for different mean squares and bandwidths of the present invention comprises:

[0079] a processor configured to execute computer executable instructions;

[0080] The memory stores one or more computer executable instructions. When the computer executable instructions are executed by the processor, the steps of the method for optimizing the ACPR of the modulated signal for different mean squares and bandwidths are implemented.

[0081] The processor of the present invention is used to realize the optimized processing of the ACPR of the modulated signal for different mean squares and bandwidths, wherein the processor is configured to execute computer executable instructions, and when the computer executable instructions are executed by the processor, the various steps of the above-mentioned method for realizing the optimized processing of the ACPR of the modulated signal for different mean squares and bandwidths are realized.

[0082] The computer-readable storage medium of the present invention stores a computer program thereon, and the computer program can be executed by a processor to implement the various steps of the above-mentioned method for optimizing the ACPR processing of a modulated signal for different mean squares and bandwidths.

[0083] In a specific implementation of the present invention, different bandwidth test data are performed according to the modulator characteristics, and the modulation bandwidth characteristics of the modulator are inferred by polynomial fitting, and the required IQ signal gain adjustment is inferred in combination with the mean square value of the original data itself (compared with the mean square value of the reference signal).

[0084] 1. The overall solution requires pre-calibration of the relationship between bandwidth and amplitude, and the relationship between the peak value and frequency of the IQ signal;

[0085] (1) To test the effect of different bandwidths on the modulator, connect the signal source to the spectrum analyzer, input the IQ data of the same mean square but different bandwidths to the signal source, and keep the output parameter values ​​of other signal sources.

[0086] a) Using the adjustment data amplitude parameter δ x , according to the successive approximation method, the ACPR value on the spectrum analyzer reaches the maximum value;

[0087] b) obtaining different amplitude parameters (τ1, τ2, τ3, ...) corresponding to different bandwidths (β1, β2, β3, ...);

[0088] c) Use polynomial least squares method for linear fitting (polynomial model, you can choose two to eight terms, according to your own hardware test, not too many, so as to avoid overfitting), according to formula 1 and formula 2 to perform error minimization training and fit the polynomial parameters

[0089] d) storing the polynomial parameters in the RAM module area of ​​the FPGA;

[0090] (2) The peak value and frequency relationship of the IQ signal. It is necessary to test the mean square MS of the reference signal at different frequencies. c For the influence of the modulator, connect the signal source to the spectrum analyzer and input the mean square of the same bandwidth as MS. c The IQ data of the signal source; switch to different frequency points and keep the output parameter values ​​of other signal sources; and use the adjustment data ratio parameter g to make the ACPR value on the spectrum analyzer reach the maximum value according to the successive approximation method; get the values ​​recorded in the following table.

[0091] 2. The overall system solution consists of FPGA processing part, high-speed DAC, differential amplifier, voltage-controlled diode, IQ modulator, and RF gain control part;

[0092] 3. The FPGA processing part is mainly used to enlarge and reduce the original data according to the calibration storage content, as well as the overflow gain part processing.

[0093] 4. First, extract M valid sequences from the original data;

[0094] (1) Perform FFT Fourier calculations to obtain different spectrum density functions. After normalization to the sampling rate, determine at which frequency point the spectrum density is lower than the threshold (limited to -3 dB of the maximum value). The corresponding frequency point is the signal bandwidth threshold position. The frequency point is multiplied by 2 to obtain the bandwidth value.

[0095] (2) Average the bandwidth values ​​obtained from the M sequences to obtain the bandwidth BW avg ;

[0096] (3) Based on bandwidth BW avg Get polynomial parameter values According to formula 1, the amplitude coefficient δ is calculated by polynomial fitting avg1 ;

[0097] (4) At the same time, the mean square values ​​of the M valid sequences are calculated by formula 3 to obtain the mean square values ​​of the M sequences, and the MS is obtained by averaging. avg ;

[0098] (5) According to the current frequency value, the content of Table 1 is queried, assuming that the frequency point is between the calibration points F1+xΔF and F1+(x+1)ΔF, and linear fitting is performed to obtain g(fx); substitute it into Formula 4 to obtain the corresponding data ratio δ avg2 ;

[0099] (6) According to the δ of step (3) and step (5) avg1 and δ avg2 Multiply to obtain the required gain ratio δ of IQ data all .

[0100] 5. To δall Overflow judgment: with the system reference threshold δ ref Compared with; when δ ref ≥δ all When , it is considered that there is no overflow, the RF gain value is 0dB, and the actual setting ratio of the IQ signal is δ ar =δ all ; When δ ref <δ all When , the overflow gain is At this time, the RF gain value is Gain over (dB), the actual setting ratio of IQ signal is δ ar =δ ref ;

[0101] 6. Set the required gain ratio δ ar To spread it over the digital and analog domains, ar Get the square root So the data processing ratio is δ d ; The control gain ratio in the analog domain is also δ d ;

[0102] 7. Assume that the fixed gain value of the differential amplifier in the scheme is ga; the default attenuation value of the voltage-controlled attenuator is VAtt0 (determined by the system, it acts as a gain reserve); the current required analog domain gain ratio is δ d ; Convert to gain relative gain value Gain a =20log 10 (δ d ), then the voltage-controlled attenuation control value is VAtt s =VAtt0-Gain a .

[0103] This technical solution adopts the following formula:

[0104] Formula 1:

[0105]

[0106] Formula 2:

[0107]

[0108] Formula 3:

[0109]

[0110] Formula 4:

[0111]

[0112] The specific implementation scheme of this embodiment can refer to the relevant description in the above embodiment, which will not be repeated here.

[0113] It can be understood that the same or similar parts of the above embodiments can be referenced to each other, and the contents not described in detail in some embodiments can refer to the same or similar contents in other embodiments.

[0114] It should be noted that, in the description of the present invention, the terms "first", "second", etc. are only used for descriptive purposes and cannot be understood as indicating or implying relative importance. In addition, in the description of the present invention, unless otherwise specified, the meaning of "plurality" refers to at least two.

[0115] Any process or method description in a flowchart or otherwise described herein may be understood to represent a module, segment or portion of code that includes one or more executable instructions for implementing the steps of a specific logical function or process, and the scope of the preferred embodiments of the present invention includes alternative implementations in which functions may not be performed in the order shown or discussed, including performing functions in a substantially simultaneous manner or in the reverse order depending on the functions involved, which should be understood by those skilled in the art to which the embodiments of the present invention belong.

[0116] It should be understood that the various parts of the present invention can be implemented by hardware, software, firmware or a combination thereof. In the above-mentioned embodiments, a plurality of steps or methods can be implemented by software or firmware stored in a memory and executed by a suitable instruction execution device. For example, if implemented by hardware, as in another embodiment, it can be implemented by any one of the following technologies known in the art or their combination: a discrete logic circuit having a logic gate circuit for implementing a logic function for a data signal, a dedicated integrated circuit having a suitable combination of logic gate circuits, a programmable gate array (PGA), a field programmable gate array (FPGA), etc.

[0117] A person skilled in the art may understand that all or part of the steps in the method for implementing the above-mentioned embodiment may be completed by instructing related hardware through a program, and the corresponding program may be stored in a computer-readable storage medium, which, when executed, includes one of the steps of the method embodiment or a combination thereof.

[0118] In addition, each functional unit in each embodiment of the present invention may be integrated into a processing module, or each unit may exist physically separately, or two or more units may be integrated into one module. The above-mentioned integrated module may be implemented in the form of hardware or in the form of a software functional module. If the integrated module is implemented in the form of a software functional module and sold or used as an independent product, it may also be stored in a computer-readable storage medium.

[0119] The storage medium mentioned above can be a read-only memory, a magnetic disk or an optical disk, etc.

[0120] In the description of this specification, the description with reference to the terms "one embodiment", "some embodiments", "examples", "specific examples", or "some examples" means that the specific features, structures, materials or characteristics described in conjunction with the embodiment or example are included in at least one embodiment or example of the present invention. In this specification, the schematic representation of the above terms does not necessarily refer to the same embodiment or example. Moreover, the specific features, structures, materials or characteristics described may be combined in any one or more embodiments or examples in a suitable manner.

[0121] The method, system, device, processor and computer-readable storage medium of the present invention are used to optimize the ACPR processing of the modulated signal for different mean squares and bandwidths. In order to avoid the DAC output being affected by noise due to excessive processing of the number of data bits and to avoid using the linear distortion area of ​​the voltage-controlled diode, the digital domain and the analog domain are used to jointly adjust the IQ signal gain, so as to ensure that the ACPR quality of the data IQ modulator output signal is closer to the expectation; at the same time, in order to adapt to extreme situations, the required gain overflows the baseband signal adjustment range, and the overflow gain control is added to make up for the insufficient front-end gain from the subsequent RF channel gain.

[0122] In this specification, the present invention has been described with reference to specific embodiments thereof. However, it is apparent that various modifications and variations may be made without departing from the spirit and scope of the present invention. Therefore, the specification and drawings should be regarded as illustrative rather than restrictive.

Claims

1. A method for optimizing ACPR of a modulated signal for different mean squares and bandwidths, characterized in that: The method comprises the following steps: (1) Pre-calibration bandwidth and amplitude relationship, pre-calibration IQ signal peak and frequency relationship; (2) extracting M valid sequences from the original data through FPGA; (3) Perform FFT operation or MS mean square calculation respectively through FPGA, and obtain the result δ avg1 and δ avg2 Multiply to get the required gain ratio value δ of IQ data all ; (4) Gain ratio value δ all Perform overflow judgment and output for RF gain control; (5) According to the gain ratio value δ all , the ratio values ​​of data ratio control and voltage control are both δ d ,Right now 2. The method for optimizing the ACPR of a modulated signal for different mean squares and bandwidths according to claim 1, characterized in that: The pre-calibration of the bandwidth and amplitude relationship in step (1) specifically includes the following steps: (1-1.1) Input IQ data with the same mean square and different bandwidth to the signal source, and keep the output parameter values ​​of other signal sources; (1-1.2) Using the adjustment data amplitude parameter δ x , according to the successive approximation method, the ACPR value on the spectrum analyzer reaches the maximum value; (1-1.3) Different amplitude parameters corresponding to different bandwidths are obtained; (1-1.4) Use polynomial least squares method to perform linear fitting, conduct error minimization training, and fit polynomial parameters; (1-1.5) Store the polynomial parameters into the RAM module area of ​​the FPGA.

3. The method for optimizing the ACPR of a modulated signal for different mean squares and bandwidths according to claim 1, characterized in that: The peak value and frequency relationship of the pre-calibrated IQ signal in step (1) specifically includes the following steps: (2-1.1) Input the same bandwidth mean square as MS c IQ data to the signal source; (2-1.2) When switching to different frequency points, maintain the output parameter values ​​of other signal sources; (2-1.3) By adjusting the data scaling parameter g, the ACPR value on the spectrum analyzer is maximized according to the successive approximation method, and the table records the value.

4. The method for optimizing the ACPR of a modulation signal for different mean squares and bandwidths according to claim 1, characterized in that: The FFT operation is performed in step (3), which specifically includes the following steps: (1-3.1) Perform FFT Fourier calculations respectively to obtain different spectrum density functions. The frequency point where the spectrum density is lower than the threshold is the signal bandwidth threshold position, and the bandwidth value is obtained; (1-3.2) Average the bandwidth values ​​obtained from the M-segment sequence to obtain the bandwidth BW avg ; (1-3.3) According to bandwidth BW avg Get polynomial parameter values Perform polynomial fitting to calculate the amplitude coefficient δ avg1 .

5. The method for optimizing the ACPR of a modulation signal for different mean squares and bandwidths according to claim 1, characterized in that: The MS mean square calculation is performed in step (3), which specifically includes the following steps: (2-3.1) Calculate the mean square value of each of the M segments and obtain MS by averaging avg ; (2-3.2) According to the current frequency value, linear fitting is performed to obtain g(fx); (2-3.3) Calculate the corresponding data ratio δ avg2 .

6. The method for optimizing the ACPR of a modulation signal for different mean squares and bandwidths according to claim 1, characterized in that: The step (4) specifically comprises the following steps: (4.1) Compare the corresponding data ratio δ avg2 and the system reference threshold δ ref ; (4.2) If δ ref ≥δ all When , there is no overflow, the RF gain value is 0dB, and the IQ signal is actually set to the required ratio δ ar Set to δ all The value of (4.3) If δ ref <δ all When , the overflow gain is Gain over , the actual required ratio of the IQ signal is set to δ ar Set to δ ref The value of (4.4) Output signal to the RF gain module and perform RF gain control.

7. The method for optimizing the ACPR of a modulation signal for different mean squares and bandwidths according to claim 1, characterized in that: The method further comprises the following steps: The ratio value δ of the data ratio control d The input is processed by the DAC module, and then input to the fixed gain differential amplifier, and then input to the voltage-controlled diode, and adjusted together with the proportional value of the voltage-controlled voltage, and then output to the IQ modulator to adjust the IQ signal gain, combined with the gain proportional value δ all Performs overflow gain control.

8. A system for optimizing ACPR of modulated signals for different mean squares and bandwidths for implementing the method of claim 1, characterized in that: The system includes an FPGA, a DAC module, a differential amplifier, a voltage-controlled diode, an IQ modulator and a radio frequency gain module. The input end of the DAC module is connected to the FPGA, the output end of the DAC module is connected to the differential amplifier, the output end of the differential amplifier is connected to the voltage-controlled diode, the input end of the voltage-controlled diode is also connected to the FPGA, the output end of the voltage-controlled diode is connected to the IQ modulator, the output end of the IQ modulator is connected to the radio frequency gain module, and the input end of the radio frequency gain module is also connected to the FPGA; the FPGA is used to amplify and reduce the original data according to the calibration storage content, and perform overflow gain control.

9. A device for optimizing ACPR of a modulated signal for different mean squares and bandwidths, characterized in that: The device comprises: a processor configured to execute computer executable instructions; A memory storing one or more computer executable instructions, wherein when the computer executable instructions are executed by the processor, the steps of the method for optimizing the ACPR of a modulated signal for different mean squares and bandwidths as described in any one of claims 1 to 7 are implemented.

10. A processor for optimizing ACPR of a modulated signal for different mean squares and bandwidths, characterized in that: The processor is configured to execute computer executable instructions. When the computer executable instructions are executed by the processor, the steps of the method for optimizing ACPR of a modulated signal for different mean squares and bandwidths as described in any one of claims 1 to 7 are implemented.

11. A computer-readable storage medium, characterized in that: A computer program is stored thereon, and the computer program can be executed by a processor to implement the various steps of the method for optimizing ACPR processing of a modulated signal for different mean squares and bandwidths as described in any one of claims 1 to 7.