Hybrid data stream transmission scheduling system and method based on 1394b bus
By using a hybrid data stream transmission scheduling system based on the 1394B bus, the problem of low bandwidth utilization of the Mil-1394B protocol in avionics systems was solved, and high reliability and high determinism of video stream data transmission were achieved, meeting the data transmission requirements of avionics systems.
Patent Information
- Application Number
- CN202411588053.X
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2024-11-08
- Publication Date
- 2025-10-24
- Estimated Expiration
- 2044-11-08
AI Technical Summary
The traditional 1553B bus protocol cannot meet the high bandwidth data transmission requirements of avionics systems, while the Mil-1394B protocol, while improving communication stability, limits bandwidth utilization, resulting in insufficient video stream data transmission.
A hybrid data stream transmission scheduling system based on the 1394B bus is adopted, including an interface control module, a data transport module, a data processing module, and a control scheduling module. Through periodic broadcasting of configuration information, handshake confirmation, and status management, a highly reliable and deterministic transmission of short messages and streaming messages is achieved.
While making full use of the transmission bandwidth of the IEEE 1394B protocol, the determinism and reliability of communication are improved, while retaining the high bandwidth characteristics to meet the video streaming data transmission requirements of avionics systems.
Smart Images

Figure CN119402313B_ABST
Abstract
Description
TECHNICAL FIELD
[0001] The present application relates to the field of avionics system airborne bus network, and particularly relates to a short message and stream message mixed data stream transmission scheduling implementation method based on 1394B bus. BACKGROUND
[0002] With the development of avionics system, the traditional bus protocol (such as: 1553B bus) cannot meet the data transmission bandwidth requirements of the system. In this context, 1394B bus is applied in the field of aviation airborne with its high bandwidth and high safety characteristics, and the SAE (society of automotive engineers) association limits the 1394B bus protocol locally to form the SAE AS5643 protocol (Mil-1394B protocol). The protocol is widely used in airborne avionics system with its high reliability and high stability. However, the Mil-1394B protocol improves the stability of communication to a certain extent, but limits the bandwidth utilization of the traditional IEEE 1394B. Therefore, when transmitting video stream data between data management processing devices in the avionics system, the Mil-1394 protocol cannot meet the requirements. Based on this demand, the present application provides a mixed data stream transmission scheduling system and method based on IEEE 1394B bus protocol. SUMMARY
[0003] In view of the demand of transmitting video stream data in avionics system, the present application aims to provide a mixed data stream transmission scheduling system and method based on 1394B bus, which can fully utilize the transmission bandwidth of IEEE 1394B protocol and perform high reliability and high certainty transmission scheduling for short messages and stream messages.
[0004] The application purpose of the present application is achieved by the following technical scheme:
[0005] A mixed data stream transmission scheduling system based on 1394B bus, comprising an interface control module, a data transfer module, a data processing module and a control scheduling module.
[0006] As a sender, the control scheduling module periodically calls the data processing module to form the configuration information of the node into broadcast data frames sent to each node on the bus; when sending short message data, the control scheduling module first checks whether the local has the configuration information of the destination node, if not, it terminates the sending, if yes, it calls the data processing module to form the short message data into short message data frames; when sending stream message data, the control scheduling module first checks whether the local has the configuration information of the destination node, if not, it terminates the sending, if yes, it first calls the data processing module to form the handshake data frame to the destination node, if the destination node does not respond within the specified time, it terminates the sending, if the destination node replies within the specified time, the control scheduling module sets the node sending busy state, and calls the data processing module to form the stream message data into stream message data frames; after the data processing module completes the corresponding data frame according to the control, the control scheduling module controls the data handling module to write data into the link layer chip, and calls the interface control module to start the link layer chip for sending, and after the stream message data is sent, the control scheduling module clears the node sending busy state and clears the handshake flag between the node and the destination node;
[0007] As a receiver, the interface control module sends a receiving data interrupt to the control scheduling module after the link layer chip receives a data packet, then the control scheduling module calls the data handling module to read the data frame from the link layer chip, then the control data processing module analyzes the data frame to extract data, and the control scheduling module processes the data according to the type of the extracted data as follows:
[0008] If it is the configuration information of other nodes on the bus, the control scheduling module updates the configuration information of all nodes on the bus in real time;
[0009] If it is handshake information, the control scheduling module first judges whether the node is in a sending busy state, if the node is in a sending busy state, it does not respond, if the node is in a sending idle state, it judges whether the node is in a receiving idle state, if the node is in a receiving idle state, it sets the node to a receiving busy state, then it calls the data processing module, the data handling module and the interface control module in turn to reply, if the node is in a receiving busy state, it does not reply;
[0010] If it is short message data or stream message data, it completes the data reception of the short message data or the stream message data.
[0011] Preferably, the interface control module runs in the FPGA, realizing the interface control of the register and the transceiving data interaction between the FPGA and the link layer chip.
[0012] Preferably, the data carrying module, under the dispatch control of the control dispatch module, carries out the operation of carrying data to the specified address at the specified address: when transmitting data, the data carrying module carries the 1394B frame header from the local processor cache to the register of the link layer chip, and carries the 1394B data from the sending cache to the ATF interface of the link layer chip; when receiving data, the data carrying module carries the 1394B frame header from the register of the link layer chip to the cache of the local processor, and carries the 1394B data from the GRF interface of the link layer chip to the receiving cache.
[0013] Preferably, the data processing module, under the dispatch control of the control dispatch module, processes the received or transmitted data, and the processed data includes: when transmitting data, according to the control instruction of the control dispatch module, judging the transmission target node and the data length of the data to be transmitted, automatically identifying the transmission data as a short message or a stream message according to the transmission data length information, and respectively framing the short message and the stream message, and distinguishing the short message and the stream message through specific fields and specific identifiers when framing; when receiving data, parsing the frame header according to the received data frame, automatically identifying the type of the data frame through specific fields and specific identifiers, and performing corresponding processing.
[0014] According to the above-mentioned dispatch method of the mixed data stream transmission dispatch system based on the 1394B bus, the following steps are included:
[0015] Step 1: After the 1394B bus node starts running, the control dispatch module periodically calls the data processing module, the data carrying module, and the interface control module to broadcast the configuration information of the node to all nodes on the bus;
[0016] Step 2: After the control dispatch module receives the configuration information broadcast by other nodes on the bus through the interface control module, the data carrying module, and the data processing module, it updates the stored configuration information of all nodes on the bus in real time;
[0017] Step 3: When transmitting short message data to the destination node, the control dispatch module first checks whether there is configuration information of the destination node locally, and if there is, it calls the data processing module, the data carrying module, and the interface control module to transmit the short message to the destination node; if there is not, it terminates the transmission;
[0018] Step 4: When transmitting stream message data to the destination node, the control dispatch module first checks whether there is configuration information of the destination node locally, and if there is, it proceeds to Step 5 for processing, and if there is not, it terminates the transmission;
[0019] Step 5: The control scheduling module calls the data processing module, the data carrying module and the interface control module to send the handshake information to the destination node, if the destination node does not respond within the time limit, the sending is terminated, if the destination node responds within the time limit, the control scheduling module sets the busy state of the node and calls the data processing module, the data carrying module and the interface control module to send the stream message to the destination node, then enters step 6 for processing;
[0020] Step 6: After the stream message data is sent, the control scheduling module clears the busy state of the node and clears the handshake flag between the node and the destination node.
[0021] Step 7: After the control scheduling module receives the handshake information of other nodes through the interface control module, the data carrying module and the data processing module, it firstly judges whether the node is in the busy state, if the node is in the busy state, it does not respond, if the node is in the idle state, it judges whether the node is in the idle state, if the node is in the idle state, it sets the busy state of the node, then calls the data processing module, the data carrying module and the interface control module in sequence to respond, if the node is in the busy state, it does not respond.
[0022] Step 8: When the control scheduling module receives the short message data and the stream message data of other nodes through the interface control module, the data carrying module and the data processing module, it processes the data reception.
[0023] The beneficial effects of the present application are as follows:
[0024] The present application is based on the traditional IEEE 1394B protocol, under the premise of fully utilizing the transmission bandwidth of the IEEE 1394B protocol, the mixed data stream is transmitted and scheduled with high certainty. The present application not only retains the high bandwidth of the IEEE 1394B bus protocol, but also improves the communication certainty and reliability of the traditional 1394B bus protocol. BRIEF DESCRIPTION OF DRAWINGS
[0025] Figure 1 It is a structure block diagram of the mixed data stream transmission scheduling system based on the 1394B bus.
[0026] Figure 2 It is a data sending flowchart in the mixed data stream transmission scheduling method based on the 1394B bus.
[0027] Figure 3 It is a data receiving flowchart in the mixed data stream transmission scheduling method based on the 1394B bus. DETAILED DESCRIPTION
[0028] The present application will be further described in detail below in combination with the drawings and embodiments.
[0029] Referring to Figure 1 As shown in the embodiment, the mixed data stream transmission scheduling system based on the 1394B bus comprises an interface control module, a data carrying module, a data processing module and a control scheduling module.
[0030] The control scheduling module is the main module of the 1394B bus node, and is responsible for controlling the interface control module, the data carrying module and the data processing module.
[0031] As a sender, the control scheduling module periodically calls the data processing module to form the configuration information of the node into a broadcast data frame sent to each node on the bus. When sending short message data, the control scheduling module first checks whether the local node has the configuration information of the destination node. If not, the sending is terminated. If yes, the data processing module is called to form the short message data into a short message data frame. When sending stream message data, the control scheduling module first checks whether the local node has the configuration information of the destination node. If not, the sending is terminated. If yes, the data processing module is called to form a handshake data frame to the destination node. If the destination node does not respond within a specified time, the sending is terminated. If the destination node responds within the specified time, the control scheduling module sets the sending busy state of the node, and calls the data processing module to form the stream message data into a stream message data frame. After the data processing module completes the corresponding data frame, the control scheduling module controls the data carrying module to write the data into the link layer chip, and calls the interface control module to start the link layer chip for sending. After the stream message data is sent, the control scheduling module clears the sending busy state of the node and the handshake flag between the node and the destination node.
[0032] As a receiver, the interface control module sends a receiving data interrupt to the control scheduling module after receiving the data packet from the link layer chip. Then the control scheduling module calls the data carrying module to read the data frame from the link layer chip. Then the data processing module is controlled to analyze the data frame and extract the data. The control scheduling module processes the data according to the type of the data as follows:
[0033] If it is the configuration information of other nodes on the bus, the control scheduling module updates the configuration information of all nodes on the bus in real time.
[0034] If it is handshake information, the control scheduling module first judges whether the node is in a sending busy state. If the node is in the sending busy state, no response is made. If the node is in the sending idle state, the node is judged whether it is in a receiving idle state. If the node is in the receiving idle state, the node is set to be in a receiving busy state. Then the data processing module, the data carrying module and the interface control module are called in sequence to reply. If the node is in the receiving busy state, no response is made.
[0035] If the short message data or the stream message data, the data receiving of the short message data or the stream message data is completed.
[0036] Suppose that there are three nodes A, B and C for communication, any one node can send short message to other two nodes at any time, if a node (node A) needs to send stream message to another node (node B), node A first initiates handshake request to node B, the control scheduling module of node B decides whether to respond to the handshake request according to its current working state (whether idle), if node A receives the response of node B within the specified time, node A sends stream message to node B, in this process, the communication between node C and node B, or node C and node A is not affected. Through this way, the mixed data transmission of short message and stream message between nodes A, B and C is realized.
[0037] The interface control module runs in a programmable logic device (FPGA), the interface control module mainly realizes the interface control of the register and the data receiving and sending interaction of the link layer chip of the FPGA, including: supporting the data packet receiving and sending function of the DM interface of the link layer chip; supporting the access function to the register of the link layer chip; supporting the physical layer port state acquisition function.
[0038] The data carrying module is under the scheduling control of the control scheduling module, and completes the operation of carrying data from a specified address to a specified address. When sending data, the data carrying module carries the 1394B frame header from the cache of the local processor to the register of the link layer chip, and carries the 1394B data from the sending cache to the ATF interface of the link layer chip; when receiving data, the data carrying module carries the 1394B frame header from the register of the link layer chip to the cache of the local processor, and carries the 1394B data from the GRF interface of the link layer chip to the receiving cache.
[0039] The data processing module processes the received or transmitted data under the scheduling control of the control scheduling module. The processed data includes: when transmitting, judging the transmitting target node and the length of the data to be transmitted according to the control instruction of the control scheduling module, automatically identifying the type (short message or flow message) of the transmitted data according to the length of the transmitted data, and respectively framing the transmitted data according to the type of the transmitted data. When framing, the short message and the flow message are distinguished by specific fields and specific identifiers. Then the framed data frame is transmitted to the data carrying module, which transmits the data to the link layer through the interface control module and sends the data to the bus. When receiving data, the data processing module of the receiving side receives the data frame through the data carrying module, then analyzes the data frame, parses the frame header according to the received data frame, judges the receiving source node, the length of the data, and automatically identifies the type of the data frame through specific fields and specific identifiers, and processes accordingly. In the process of transmitting and receiving, the data processing module only identifies the short message and the flow message through specific fields and specific identifiers, and does not distinguish them in the timing logic. At the same time, the receiving side can realize automatic packet assembly of the flow message by analysis. Thus, the mixed data transmission function of short message and flow message is realized.
[0040] Based on the above-mentioned 1394B bus node design architecture, referring to Figure 2 、 Figure 3 The embodiment also proposes a mixed data flow transmission scheduling method based on 1394B bus, which specifically includes the following steps:
[0041] Step 1: After the 1394B bus node starts running, the control scheduling module periodically calls the data processing module to form a broadcast data frame with the configuration information of the node, then calls the data carrying module to carry the broadcast data frame to the link layer chip, and finally calls the interface control module to send the broadcast data frame to the bus, realizing the function of broadcasting the node configuration information of the node to the bus.
[0042] Step 2: After the interface control module of the 1394B bus node receives the broadcast data frame from the link layer chip, it sends a receiving data interrupt to the control scheduling module, then the control scheduling module calls the data carrying module to transmit the broadcast data frame on the link layer chip to the data processing module, and the data processing module analyzes the broadcast data frame and stores the node configuration information in the broadcast data frame to the local. During the execution of the control scheduling module, all the node configuration information on the bus is updated in real time.
[0043] Step 3: When the control scheduling module of the 1394B bus node sends the short message data to the destination node, it first checks whether there is configuration information of the destination node in the local node. If there is, it calls the data processing module to frame the to-be-sent short message into a short message data frame, and then calls the data carrying module and the interface control module to realize the sending function of the short message data frame. If there is not, it terminates the sending.
[0044] Step 4: When the control scheduling module of the 1394B bus node sends the stream message data to the destination node, it first checks whether there is configuration information of the destination node in the local node. If there is, it proceeds to Step 5 for processing. If there is not, it terminates the sending.
[0045] Step 5: The control scheduling module of the 1394B bus node calls the data processing module, which frames the handshake data frame to be sent to the destination node according to the destination node information, and then sends the handshake data frame to the bus through the data carrying module and the interface control module. After the sending is completed, the control scheduling module waits for the response of the destination node. If the destination node does not respond within a specified time, it terminates the sending. If the destination node responds within the specified time, the control scheduling module sets the sending busy state of the local node and starts the sending. In the process of starting the sending, it successively calls the data processing module, the data carrying module and the interface control module, and then proceeds to Step 6 for processing.
[0046] Step 6: After the stream message data sending is completed, the control scheduling module clears the sending busy state of the local node and clears the handshake flag between the local node and the destination node.
[0047] Step 7: After the control scheduling module of the 1394B bus node receives the handshake data frame of another node, it first judges whether the local node is in the sending busy state. If the local node is in the sending busy state, it does not respond. If the local node is in the sending idle state, it judges whether the local node is in the receiving idle state. If the local node is in the receiving idle state, it sets the receiving busy state of the local node, and then successively calls the data processing module, the data carrying module and the interface control module to reply the response. If the local node is in the receiving busy state, it does not reply the response.
[0048] Step 8: When the control scheduling module of the 1394B bus node receives the short message data and the stream message data of another node, it performs data receiving processing. In the data receiving processing process, the data stream successively passes through the interface control module, the data carrying module, the data processing module and the control scheduling module.
[0049] It can be understood that, for those skilled in the art, equivalent replacements or changes can be made according to the technical solutions and inventive concepts of the present application, and all these changes or replacements shall belong to the protection scope of the appended claims of the present application.
Claims
1. A mixed data stream transmission scheduling system based on 1394B bus, comprising an interface control module, a data carrying module, a data processing module and a control scheduling module, characterized in that: As a sender, the control scheduling module periodically calls the data processing module to form the broadcast data frame of the configuration information of the node to each node on the bus; when sending short message data, the control scheduling module first checks whether the local has the configuration information of the destination node, if not, the sending is terminated, if yes, the data processing module is called to form the short message data frame; when sending stream message data, the control scheduling module first checks whether the local has the configuration information of the destination node, if not, the sending is terminated, if yes, the data processing module is called to form the handshake data frame to the destination node, if the destination node does not respond within the specified time, the sending is terminated, if the destination node responds within the specified time, the control scheduling module sets the busy state of the node for sending, and the data processing module is called to form the stream message data frame; after the data processing module completes the corresponding data frame, the control scheduling module controls the data carrying module to write the data into the link layer chip, and calls the interface control module to start the link layer chip for sending, and after the stream message data is sent, the control scheduling module clears the busy state of the node for sending, and clears the handshake flag between the node and the destination node; As a receiver, the interface control module sends a receiving data interrupt to the control scheduling module after the link layer chip receives the data packet, then the control scheduling module calls the data carrying module to read the data frame from the link layer chip, then the control data processing module analyzes the data frame to obtain the data, and the control scheduling module processes the data as follows according to the type of the data: If it is the configuration information of other nodes on the bus, the control scheduling module updates the configuration information of all nodes on the bus in real time; If it is handshake information, the control scheduling module first judges whether the node is in the busy state for sending, if the node is in the busy state for sending, no response is made, if the node is in the idle state for sending, it is judged whether the node is in the idle state for receiving, if the node is in the idle state for receiving, the node is set in the busy state for receiving, then the data processing module, the data carrying module and the interface control module are called in turn to reply, if the node is in the busy state for receiving, no response is made; If it is short message data or stream message data, the data reception of the short message data or the stream message data is completed.
2. The hybrid data stream transmission scheduling system based on 1394B bus according to claim 1, characterized in that: The interface control module runs in FPGA, and realizes the interface control of the register and the transmission and reception data interaction between FPGA and the link layer chip.
3. The hybrid data stream transmission scheduling system based on 1394B bus according to claim 1, characterized in that: The data carrying module carries out the operation of carrying data to the specified address under the dispatch control of the control dispatch module: when sending data, the data carrying module carries the 1394B frame header from the local processor cache to the register of the link layer chip, and carries the 1394B data from the sending cache to the ATF interface of the link layer chip; when receiving data, the data carrying module carries the 1394B frame header from the register of the link layer chip to the cache of the local processor, and carries the 1394B data from the GRF interface of the link layer chip to the receiving cache.
4. The hybrid data stream transmission scheduling system based on 1394B bus according to claim 1, characterized in that: The data processing module processes the received or sent data under the dispatch control of the control dispatch module, and the processed data includes: when sending data, the control dispatch module judges the sending target node and the sending data length of the data to be sent according to the control instruction, automatically identifies whether the sending data is a short message or a stream message according to the sending data length information, and frames the short message and the stream message respectively; when receiving data, the data frame header is parsed according to the received data, the type of the data frame is automatically identified through the specific field and the specific identifier, and corresponding processing is performed.
5. The scheduling method of the mixed data stream transmission scheduling system based on the 1394B bus according to any one of claims 1 to 4, characterized in that The method comprises the following steps: Step 1: after the 1394B bus node starts running, the control dispatch module periodically calls the data processing module, the data carrying module and the interface control module to broadcast the configuration information of the node to all nodes on the bus; Step 2: after the control dispatch module receives the configuration information broadcast by other nodes on the bus through the interface control module, the data carrying module and the data processing module, the stored configuration information of all nodes on the bus is updated in real time; Step 3: when sending short message data to the destination node, the control dispatch module first checks whether the local has the configuration information of the destination node, if yes, the data processing module, the data carrying module and the interface control module are called to send the short message to the destination node; if not, the sending is terminated; Step 4: when sending stream message data to the destination node, the control dispatch module first checks whether the local has the configuration information of the destination node, if yes, step 5 is entered for processing, if not, the sending is terminated; Step 5: the control dispatch module calls the data processing module, the data carrying module and the interface control module to send handshake information to the destination node, if the destination node does not respond within a specified time, the sending is terminated, if the destination node responds within a specified time, the control dispatch module sets the sending busy state of the node, and calls the data processing module, the data carrying module and the interface control module to send the stream message to the destination node, and then step 6 is entered for processing; Step 6: after the stream message data sending is completed, the control dispatch module clears the sending busy state of the node and clears the handshake flag between the node and the destination node. Step 7: After the control scheduling module receives the handshake information of other nodes through the interface control module, the data carrying module and the data processing module, it firstly judges whether the node is in a sending busy state, if the node is in a sending busy state, it does not respond, if the node is in a sending idle state, it judges whether the node is in a receiving idle state, if the node is in a receiving idle state, it sets the node to a receiving busy state, then it successively calls the data processing module, the data carrying module and the interface control module to reply responses, if the node is in a receiving busy state, it does not reply responses; Step 8: When the control scheduling module receives the short message data and the stream message data of other nodes through the interface control module, the data carrying module and the data processing module, it processes the data reception.
Citation Information
Patent Citations
Timed transmission processing method and timed transmission processing circuit for 1394 bus event messages
CN104461982A
Message fault-tolerance processing circuit and method of meeting requirements of 1394 protocol
CN104486036A