Multi-node server access method and device, computer equipment and storage medium

By integrating multiple GPIO channels into the backboard circuit of a multi-node server system, configuring GPIO and reading register values, the I2C bus conflict problem when multiple nodes access PSU at the same time is solved, ensuring the stability and reliability of the system.

CN119645905AActive Publication Date: 2025-03-18INSPUR SUZHOU INTELLIGENT TECH CO LTD
7 Cites 0 Cited by

Patent Information

Application Number
CN202411712141.6
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-11-27
Publication Date
2025-03-18
Estimated Expiration
2044-11-27

AI Technical Summary

Technical Problem

In a multi-node server system, I2C bus conflict problems are prone to occur when multiple nodes access the power supply unit (PSU) at the same time, and other nodes have difficulty accessing them when node failure.

Method used

By integrating multiple GPIO channels in the backboard circuit design, configuring the GPIO pin level and reading the register value, identifying and specifying the master role of the I2C bus, thereby determining the access rights of the node to the PSU and avoiding conflicts.

Benefits of technology

Ensure that at any given moment, only one node can access one or more PSUs, solves the I2C bus conflict problem, and improves the stability and reliability of the system.

✦ Generated by Eureka AI based on patent content.
Patent Text Reader

Abstract

The invention relates to a multi-node server access method and device, computer equipment and a storage medium, the multi-node server access device comprises a back plate, a power supply unit and a plurality of node plates, each node plate comprises a first processor and a second processor, and the second processor is connected with the back plate through multiple universal input and output channels. The method comprises the following steps: acquiring in-place information of a plurality of node plates; configuration information is obtained from the first processor, and the second processor is controlled to configure universal input and output pin levels corresponding to the node plates according to the in-place information and the configuration information; reading the value of each universal input / output pin and respectively storing the value in a corresponding register; and determining whether the node plate has the access authority of the power supply unit or not according to the in-place information and the values of the plurality of registers in response to the node plate reading the values of the plurality of registers through the plurality of universal input and output channels. By adopting the method, the access conflict problem occurring when multiple nodes access the power supply unit at the same time can be solved.
Need to check novelty before this filing date? Find Prior Art