Solid state hard disk lighting method, device, computer equipment and storage medium

By transferring the lighting signal analysis and generation functions from the backplane CPLD to the motherboard CPLD, the problem of waste of development resources caused by the differences in lighting mechanisms of different platforms is solved, and the decoupling and resource saving of the backplane CPLD is achieved.

CN119759707APending Publication Date: 2025-04-04INSPUR SUZHOU INTELLIGENT TECH CO LTD
View PDF 0 Cites 2 Cited by

Patent Information

Application Number
CN202411895998.6
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-12-20
Publication Date
2025-04-04

AI Technical Summary

Technical Problem

Due to the different lighting mechanisms of different platforms, the CPLD of the backplane needs to be modified to adapt to the lighting mechanisms of different platforms, resulting in waste of labor costs and development resources.

Method used

By analyzing the virtual pin port signal and virtual pin port address signal and generating lighting signals from the backplane CPLD to the motherboard CPLD, the motherboard CPLD is adapted to avoid the need to modify the backplane and motherboard under different configurations and lighting mechanisms.

Benefits of technology

It realizes the true decoupling of the backplane CPLD, saves labor costs and development resources, and improves the competitiveness of the product.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119759707A_ABST
    Figure CN119759707A_ABST
Patent Text Reader

Abstract

The present invention relates to the field of server technology, and discloses a solid-state hard disk lighting method, device, computer equipment and storage medium. The method is applied to a target logic of a mainboard, including: receiving a virtual pin port signal sent by a processor; receiving a virtual pin port address signal; parsing the virtual pin port signal and the virtual pin port address signal to generate a lighting signal; sending the lighting signal to the target logic of a backplane, so that the target logic of the backplane receives the lighting signal, and lights up the target solid-state hard disk based on the lighting signal. The present invention utilizes the lighting mechanism of the mainboard adapted to different platforms to generate a lighting signal, thereby achieving true decoupling of the backplane and saving the manpower cost and development resources of the backplane development.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the technical field of servers, and in particular to a solid state hard disk lighting method, device, computer equipment and storage medium. Background Art

[0002] As the application of the server market becomes more flexible, server manufacturers are faced with new challenges in meeting the diverse needs of customers. In order to meet this challenge, server products with different platforms and configurations continue to emerge, resulting in a significant increase in development costs and manpower requirements. In order to reduce R&D and manpower waste, the mutual reuse and complete decoupling of functional boards have become particularly important.

[0003] In the hard disk backplane lighting scheme in the related art, the hardware backplane needs to receive the VPP signal and VPP address signal from the motherboard through the virtual pin port (VirtualPin Port, abbreviated as: VPP) connector, and parse the VPP signal and VPP address signal through the complex programmable logic device (Complex Programmable Logic Device, abbreviated as: CPLD) on the backplane to generate a lighting signal to light up the NVMe disk to be lit.

[0004] However, in the related art, the operations of parsing the VPP signal and the VPP address signal and generating the lighting signal are completed by the backplane CPLD. When it is necessary to adapt to different platforms, since the lighting mechanisms of different platforms are different, the backplane CPLD needs to be modified to adapt to the lighting mechanisms of different platforms, which consumes a lot of manpower costs and development resources. Summary of the invention

[0005] In view of this, the present invention provides a solid state hard disk lighting method, device, computer equipment and storage medium to solve the problem that the CPLD of the backplane needs to be modified to adapt to the lighting mechanisms of different platforms due to different lighting mechanisms of different platforms, which consumes a lot of manpower costs and development resources.

[0006] In a first aspect, the present invention provides a solid state hard disk lighting method, which is applied to a target logic of a mainboard, and the method comprises:

[0007] Receive the virtual pin port signal sent by the processor;

[0008] Receive a virtual pin port address signal;

[0009] Parsing the virtual pin port signal and the virtual pin port address signal to generate a lighting signal;

[0010] The lighting signal is sent to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal.

[0011] The solid-state hard disk lighting method provided in this embodiment uses the target logic of the mainboard to receive the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid-state hard disk based on the lighting signal. The function of parsing the virtual pin port signal and the virtual pin port address signal and generating the lighting signal is adjusted from the backplane CPLD to the mainboard CPLD, realizing the true decoupling of the backplane CPLD, and the differences in the lighting mechanisms of different platforms are adapted by the mainboard CPLD, avoiding the situation where both the backplane and the mainboard need to be modified under different configurations and lighting mechanisms, saving labor costs and development resources.

[0012] In an optional implementation manner, the step of parsing the virtual pin port signal and the virtual pin port address signal to generate a lighting signal includes:

[0013] Obtaining the processor address and virtual pin port configuration pin information in the virtual pin port address signal;

[0014] determining a target processor based on the processor address;

[0015] Determine the target solid state drive port based on the virtual pin port configuration pin information;

[0016] Parsing the virtual pin port signal to obtain input and output signals corresponding to the solid state drive port;

[0017] Filter out the input and output signals corresponding to the target solid-state hard disk port under the target processor from the input and output signals corresponding to the solid-state hard disk port;

[0018] Determine the input and output signals of the target solid-state hard disk under the target solid-state hard disk port based on the input and output signals corresponding to the target solid-state hard disk port under the target processor;

[0019] A lighting signal is generated based on the input and output signals of the target processor, the target solid state drive port, and the target solid state drive.

[0020] The solid-state hard disk lighting method provided in this embodiment determines the target solid-state hard disk under the target solid-state hard disk port under the target processor and the input and output signals of the target solid-state hard disk through the virtual pin port signal and the virtual pin port address signal, and then generates a lighting signal for the target solid-state hard disk, thereby ensuring the accuracy of lighting the target solid-state hard disk.

[0021] In an optional implementation, the step of sending the lighting signal to the target logic of the backplane so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal includes:

[0022] Based on the peripheral sideband communication interface bus protocol, converting the lighting signal into a peripheral sideband communication interface signal;

[0023] The peripheral sideband communication interface signal is sent to the target logic of the backplane through the peripheral sideband communication interface bus, so that the target logic of the backplane receives the peripheral sideband communication interface signal, converts the peripheral sideband communication interface signal into the lighting signal, and lights up the target solid state drive based on the lighting signal.

[0024] The solid-state hard disk lighting method provided in this embodiment converts the lighting signal into a peripheral sideband communication interface signal, and sends the peripheral sideband communication interface signal to the target logic of the backplane through the peripheral sideband communication interface bus, thereby realizing the transmission of the lighting signal with the least pins and saving resources for other functions.

[0025] In an optional embodiment, the method further includes:

[0026] Get the presence information of multiple solid state drives;

[0027] For any solid-state hard disk, when the in-place information of the solid-state hard disk indicates that the solid-state hard disk is not in place, if the result of parsing the virtual pin port signal and the virtual pin port address signal indicates that the target solid-state hard disk is the solid-state hard disk, then stop executing the step of generating a lighting signal, sending the lighting signal to the target logic of the backplane so that the target logic of the backplane receives the lighting signal, and lighting up the target solid-state hard disk based on the lighting signal.

[0028] The solid state drive lighting method provided in this embodiment can accurately determine which solid state drives are actually present in the system by obtaining the presence information of multiple solid state drives. If a solid state drive is not present, but the analysis results of the received virtual pin port signal and the virtual pin port address signal indicate that the target solid state drive is the solid state drive that is not present, the lighting signal will not be generated, thereby preventing invalid operations on the solid state drive that is not present and avoiding waste of resources.

[0029] In a second aspect, the present invention provides a solid state hard disk lighting method, which is applied to a target logic of a backplane, and the method comprises:

[0030] Receive the lighting signal sent by the target logic of the mainboard;

[0031] Turning on the target solid state drive based on the lighting signal;

[0032] Among them, the target logic of the mainboard receives the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane.

[0033] The solid-state hard disk lighting method provided in this embodiment parses the virtual pin port signal and the virtual pin port address signal, and adjusts the function of generating the lighting signal from the backplane CPLD to the mainboard CPLD, thereby realizing the true decoupling of the backplane CPLD. The differences in the lighting mechanisms of different platforms are adapted by the mainboard CPLD, thereby avoiding the situation where both the backplane and the mainboard need to be modified under different configurations and lighting mechanisms, thereby saving labor costs and development resources.

[0034] In an optional implementation, lighting up the target solid state drive based on the lighting up signal includes:

[0035] Based on the lighting signal, determining input and output signals of a target processor, a target solid-state drive port, and a target solid-state drive;

[0036] Based on the input and output signals of the target solid state drive, a light to be lit of the target solid state drive under the target solid state drive port under the target processor is lit.

[0037] The solid state drive lighting method provided in this embodiment can accurately determine the input and output signals of the target processor, the target solid state drive port and the target solid state drive through the lighting signal, thereby ensuring the accuracy of the lighting operation.

[0038] In a third aspect, the present invention provides a solid state hard disk lighting device, the device comprising:

[0039] A first receiving module, used for receiving a virtual pin port signal sent by a processor;

[0040] A second receiving module, used for receiving a virtual pin port address signal;

[0041] A first generating module, used for parsing the virtual pin port signal and the virtual pin port address signal to generate a lighting signal;

[0042] The first sending module is used to send the lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal.

[0043] In a fourth aspect, the present invention provides a solid state hard disk lighting device, the device comprising:

[0044] A third receiving module is used to receive a lighting signal sent by the target logic of the mainboard;

[0045] A lighting module, used to light up the target solid state drive based on the lighting signal;

[0046] Among them, the target logic of the mainboard receives the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane.

[0047] In a fifth aspect, the present invention provides a computer device, comprising: a memory and a processor, the memory and the processor are communicatively connected to each other, computer instructions are stored in the memory, and the processor executes the solid-state hard disk lighting method of the first aspect or any corresponding embodiment thereof or the solid-state hard disk lighting method of the second aspect or any corresponding embodiment thereof by executing the computer instructions.

[0048] In a sixth aspect, the present invention provides a computer-readable storage medium having computer instructions stored thereon, the computer instructions being used to enable a computer to execute the solid-state hard disk lighting method of the first aspect or any corresponding embodiment thereof or the solid-state hard disk lighting method of the second aspect or any corresponding embodiment thereof.

[0049] In the seventh aspect, the present invention provides a computer program product, including computer instructions, which are used to enable a computer to execute the solid-state hard disk lighting method of the above-mentioned first aspect or any corresponding embodiment or the solid-state hard disk lighting method of the above-mentioned second aspect or any corresponding embodiment. BRIEF DESCRIPTION OF THE DRAWINGS

[0050] In order to more clearly illustrate the specific embodiments of the present invention or the technical solutions in the related technologies, the drawings required for use in the specific embodiments or the related technical descriptions will be briefly introduced below. Obviously, the drawings described below are some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying creative work.

[0051] Figure 1 It is a structural block diagram of solid state hard disk lighting in the related art;

[0052] Figure 2 It is a schematic diagram of the CPLD of the backplane simulating the PCA9555 function to analyze the VPP signal in the related art;

[0053] Figure 3is a schematic flow chart of a solid state hard disk lighting method according to an embodiment of the present invention;

[0054] Figure 4 is a flow chart of another solid state hard disk lighting method according to an embodiment of the present invention;

[0055] Figure 5 is a structural schematic diagram of lighting a solid state hard disk according to an embodiment of the present invention;

[0056] Figure 6 is a flow chart of another solid state hard disk lighting method according to an embodiment of the present invention;

[0057] Figure 7 is a structural block diagram of a solid state hard disk lighting device according to an embodiment of the present invention;

[0058] Figure 8 is a structural block diagram of another solid state hard disk lighting device according to an embodiment of the present invention;

[0059] Fig. 9 It is a schematic diagram of the hardware structure of a computer device according to an embodiment of the present invention. DETAILED DESCRIPTION

[0060] In order to make the purpose, technical solution and advantages of the embodiments of the present invention clearer, the technical solution in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments are part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative work are within the scope of protection of the present invention.

[0061] As the application of the server market becomes more flexible, server manufacturers are facing new challenges in meeting the diverse needs of customers. There are multiple corresponding products for different platforms and different configurations (computing, storage, etc.), and the development cost and manpower requirements have increased significantly. In order to effectively reduce the problem of R&D and manpower waste, it is particularly important to reuse and completely decouple various functional boards.

[0062] Specifically, by decomposing various requirements in detail and modularizing and decoupling the design of functional boards, the same functional board can be adapted to different platforms and configurations. This not only reduces the number of boards that need to be developed, but also avoids repeated development work, thus significantly saving human resources and development costs.

[0063] Figure 1 This is a structural diagram of solid state hard disk lighting in the related art. Figure 1As shown, in the hard disk backplane lighting scheme in the related art, the motherboard receives the VPP signal of the central processing unit (CPU), namely VPP_SMBUS. The VPP signal is transmitted to the hard disk backplane side through a separate VPP connector (not shown in the figure). At the same time, the Multi-Channel Interconnect Option (MCIO) X8 connector between the motherboard and the hard disk backplane connects the Peripheral Component Interconnect Express (PCIE) signal and the VPP address signal through a cable.

[0064] After the backplane receives the VPP signal and VPP address signal from the mainboard, the CPLD of the backplane mainly realizes the function of simulating PCA9555. Figure 2 This is a schematic diagram of the structure in which the CPLD of the backplane simulates the PCA9555 function to analyze the VPP signal in the related art. Figure 2 As shown, the VPP_SMBUS signal is parsed by simulating the PCA9555 function through the CPLD of the backplane, and the server includes 4 PCIE ports, and each port corresponds to two NVMe disks. The CPLD of the backplane simulates the function of 4 PCA9555 to realize the lighting control of the NVMe disks under the 4 PCIE ports.

[0065] Specifically, for any simulated PCA9555, the simulated PCA9555 receives the VPP_SMBUS signal, obtains the target data belonging to the simulated PCA9555 in the VPP_SMBUS signal, parses the target data, and obtains a 16-bit input and output signal, namely IO0 to IO15. The 16-bit input and output signal is used to control the lighting operation of the NVMe disk under the PCIE port corresponding to the simulated PCA9555.

[0066] It is understandable that each PCIE port includes two NVMe disks, and each NVMe disk corresponds to an 8-bit input and output signal. Among them, the 8-bit input and output signal includes: an error signal (FAULT), a positioning signal (LOCATE), a position signal (PRSNT#), a signal not used in the present invention (Not used), etc. It should be noted that the position signal can be determined by detecting whether there is a corresponding NVMe disk in the corresponding slot (slot).

[0067] That is to say, by parsing the VPP signal, the 8-bit input and output signals corresponding to each NVMe disk are obtained.

[0068] The logic module (Logic) of the backplane CPLD receives the 16-bit input and output signals output by each simulated PCA9555, combines them with the VPP address signal, and determines the lighting signal.

[0069] It should be noted that, according to the VPP address signal, the logic module determines which PCIE port under which CPU the lighting signal corresponds to. Among them, the backplane CPLD receives the VPP address signal corresponding to each PCIE port, namely MCIO0_VPP_ADDR, MCIO1_VPP_ADDR, MCIO2_VPP_ADDR and MCIO3_VPP_ADDR. If the received VPP address signal is different from the standard VPP address signal, it is determined based on the VPP address signal to determine which PCIE port under which CPU the lighting signal corresponds to.

[0070] According to the 16-bit input and output signals and VPP address signals output by each simulated PCA9555, determine which NVMe disk under which PCIE port under which CPU the lighting signal corresponds to, and then according to the 8-bit input and output signals corresponding to the NVMe disk, light up the locating (Locate) light or the error (ERROR) light of the NVMe disk.

[0071] However, in the related art, the operations of parsing the VPP signal and the VPP address signal and generating the lighting signal are completed by the backplane CPLD. When it is necessary to adapt to different platforms, since the lighting mechanisms of different platforms are different, the CPLD of the backplane needs to be modified to adapt to the lighting mechanisms of different platforms. The adaptation process requires a lot of manpower costs and development resources, and the boards have the same hardware conditions but different firmware versions, which is not conducive to the management and control of the boards.

[0072] In order to achieve true decoupling of the backplane, the developed backplane can be used in various platforms and configurations without distinction, so as to solve the problem of resource waste caused by the current development of multiple backplanes to adapt to different platforms. An embodiment of the present invention provides a solid-state hard disk lighting method, which uses the target logic of the mainboard to receive the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal, lights up the target solid-state hard disk based on the lighting signal, parses the virtual pin port signal and the virtual pin port address signal, and adjusts the function of generating the lighting signal from the backplane CPLD to the mainboard CPLD to achieve true decoupling of the backplane CPLD. The differences in the lighting mechanisms of different platforms are adapted by the mainboard CPLD to avoid the situation where both the backplane and the mainboard need to be modified under different configurations and lighting mechanisms, thereby saving manpower costs and development resources.

[0073] According to an embodiment of the present invention, an embodiment of a method for lighting a solid state hard disk is provided. It should be noted that the steps shown in the flowchart of the accompanying drawings can be executed in a computer system such as a set of computer executable instructions, and although a logical order is shown in the flowchart, in some cases, the steps shown or described can be executed in an order different from that shown here.

[0074] In this embodiment, a solid state hard disk lighting method is provided, which can be used for the target logic of the mainboard. Figure 3 is a flow chart of a solid state hard disk lighting method according to an embodiment of the present invention. Figure 3 As shown, the process includes the following steps:

[0075] Step S301, receiving a virtual pin port signal sent by a processor.

[0076] Among them, the motherboard can be designed to support CPUs of various platforms according to customer needs. The processor is the CPU.

[0077] In response to the user's lighting operation, the CPU sends a VPP signal, namely a virtual pin port signal, to the target logic of the mainboard, wherein the target logic is a CPLD.

[0078] It should be noted that when a user turns on any solid-state drive, the CPU corresponding to the solid-state drive sends a virtual pin port signal to the target logic of the motherboard. The solid-state drive is an NVMe drive.

[0079] When any CPU detects that any solid-state drive under it fails or the business needs to locate any solid-state drive, the CPU sends a corresponding VPP signal to the target logic.

[0080] It should be noted that the VPP signal may be a HP_SMBUS signal.

[0081] Step S302, receiving a virtual pin port address signal.

[0082] At the same time, when receiving the virtual pin port signal sent by the processor, the CPLD of the mainboard receives the virtual pin port address signal, namely, the VPP address signal.

[0083] It should be noted that, in the embodiment of the present invention, when the VPP address signal corresponding to any PCIE port is different from the standard VPP address signal, the CPLD of the mainboard receives the VPP address signal corresponding to the PCIE port.

[0084] Step S303, analyzing the virtual pin port signal and the virtual pin port address signal to generate a lighting signal.

[0085] Among them, after receiving the VPP signal and the VPP ADDR signal, the CPLD of the mainboard analyzes the VPP signal and the VPP ADDR signal to generate a lighting signal.

[0086] It can be understood that the process of parsing the VPP signal by the mainboard CPLD is the same as the process of parsing the VPP signal by the backplane CPLD in the related art, both of which simulate the I2C performance of PCA9555 and then combine the VPP address signal to determine the lighting signal.

[0087] In principle, the PCA9555 simulated by the CPLD can transmit the input and output signals of two PCIE ports. In the embodiment of the present invention, one PCA9555 simulated by the CPLD transmits the input and output signals (IO signals) of one PCIE port.

[0088] Step S304, sending the lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal.

[0089] Among them, after generating the lighting signal, the CPLD of the mainboard sends the lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal.

[0090] The solid-state hard disk lighting method provided in this embodiment uses the target logic of the mainboard to receive the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid-state hard disk based on the lighting signal. The function of parsing the virtual pin port signal and the virtual pin port address signal and generating the lighting signal is adjusted from the backplane CPLD to the mainboard CPLD, thereby achieving true decoupling of the backplane CPLD. The differences in the lighting mechanisms of different platforms are adapted by the mainboard CPLD. The backplane CPLD does not need to be modified and can be fully shared, avoiding the situation where both the backplane and the mainboard need to be modified under different configurations and lighting mechanisms, saving labor costs and development resources, facilitating board management and control, and helping to improve product competitiveness.

[0091] In this embodiment, a solid state hard disk lighting method is provided, which can be used for the target logic of the mainboard. Figure 4 is a flow chart of a solid state hard disk lighting method according to an embodiment of the present invention. Figure 4 As shown, the process includes the following steps:

[0092] Step S401, receiving a virtual pin port signal sent by a processor. Figure 3Step S301 of the illustrated embodiment will not be described in detail here.

[0093] Step S402, receiving a virtual pin port address signal. Figure 3 Step S302 of the illustrated embodiment will not be described in detail here.

[0094] Step S403: parse the virtual pin port signal and the virtual pin port address signal to generate a lighting signal. Figure 3 Step S303 of the illustrated embodiment will not be described in detail here.

[0095] Step S404, sending a lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal.

[0096] Specifically, the above step S404 includes:

[0097] Step S4041, based on the peripheral sideband communication interface bus protocol, convert the lighting signal into a peripheral sideband communication interface signal.

[0098] After the lighting signal is generated, the lighting signal is converted into a peripheral sideband communication interface (Peripheral Sideband Tunneling Interface, PESTI for short) signal based on the peripheral sideband communication interface bus protocol.

[0099] At this point, the lighting signal of the CPLD root port on the mainboard, that is, the lighting signal generated by the CPLD on the mainboard, is physically bound to the MCIO X8 connector and the PESTI bus.

[0100] It should be noted that the PESTI bus only requires a single physical pin to transmit the lighting signal.

[0101] Step S4042, sends the peripheral sideband communication interface signal to the target logic of the backplane through the peripheral sideband communication interface bus, so that the target logic of the backplane receives the peripheral sideband communication interface signal, converts the peripheral sideband communication interface signal into a lighting signal, and lights up the target solid state drive based on the lighting signal.

[0102] After the lighting signal is converted into a PESTI signal, the PESTI signal is sent to the target logic of the backplane through the PESTI bus.

[0103] After receiving the PESTI signal, the CPLD of the backplane converts the PESTI signal into a lighting signal, and lights up the target solid state drive based on the lighting signal.

[0104] The solid state hard disk lighting method provided in this embodiment converts the lighting signal into a peripheral sideband communication interface signal, and sends the peripheral sideband communication interface signal to the target logic of the backplane through the peripheral sideband communication interface bus. The lighting signal is transmitted between the backplane and the mainboard using the PESTI bus, and the lighting signal is transmitted with the least number of pins, saving resources for other functions.

[0105] By adjusting the function of generating the lighting signal from the backplane CPLD to the mainboard CPLD, after the mainboard CPLD generates the lighting signal, it converts the lighting signal into a PESTI signal and transmits it to the backplane CPLD. The backplane CPLD converts the PESTI signal into a lighting signal and then directly turns on the light, thereby achieving true decoupling of the backplane CPLD, and the behavioral differences are adapted by the mainboard CPLD, avoiding the situation where both the backplane and the mainboard need to be modified under different lighting mechanisms corresponding to different configurations and platforms, and achieving the effect that the backplane can be fully reused on different platforms.

[0106] In some optional implementations, the above step S403 includes:

[0107] Step a1, obtaining the processor address and virtual pin port configuration pin information in the virtual pin port address signal.

[0108] The VPP signal address mainly includes the processor address CPU_ADDR and the virtual pin port configuration pin information (VPP Strap PIN).

[0109] Step a2, determining the target processor based on the processor address.

[0110] The CPLD of the mainboard is preset with a corresponding relationship table between the processor address and the CPU source, as shown in Table 1 for example.

[0111] Table 1

[0112] CPU Source CPU_ADDR(2,1,0) CPU0 000 CPU1 001 CPU2 010 CPU3 011

[0113] After the processor address is obtained, the target processor, ie, the processor source, is determined according to a preset correspondence table between the processor address and the CPU source.

[0114] Step a3: Determine the target solid state drive port based on the virtual pin port configuration pin information.

[0115] The CPLD of the mainboard is preset with a correspondence table between the virtual pin port configuration pins and each solid state drive port, namely, PCIE Port.

[0116] Table 2

[0117] PCIE Port VPP Strap PIN(3,2,1,0) VPP address signal Default 0000 1111_111 PE0A / PE0B 0001 0100_000 PE0C / PE0D 0010 0100_001 PE1A / PE1B 0011 0100_010 PE1C / PE1D 0100 0100_011 PE2A / PE2B 0101 0100_100 PE2C / PE2D 0110 0100_101 PE3A / PE3B 0111 0100_110 PE3C / PE3D 1000 0100_111 PE4A / PE4B 1001 0100_000 PE4C / PE4D 1010 0100_001

[0118] Among them, each PCIE Port in Table 2 corresponds to two NVMe disks, and each PCIE port is divided into two parts, each of which corresponds to an NVMe disk under it. Exemplarily, the PCIE port is divided into PE0A and PE0B, then PE0A corresponds to an NVMe disk under the PCIE port, and PE0B corresponds to another NVMe disk under the PCIE port.

[0119] After the virtual pin port configuration pin information is obtained, the target solid state drive port is determined according to a preset correspondence table between the virtual pin port configuration pins and each solid state drive port.

[0120] Step a4, analyzing the virtual pin port signal to obtain the input and output signals corresponding to the solid state drive port.

[0121] in, Figure 5 1 is a schematic diagram of a structure for lighting a solid state hard disk according to an embodiment of the present invention. Figure 5 As shown, the CPLD of the mainboard simulates PCA9555 to analyze the virtual pin port signal to obtain the input and output signals corresponding to the solid state drive port. The solid state drive port is the PCIE port.

[0122] As described in the related art, each solid-state drive port corresponds to a 16-bit input and output signal.

[0123] Step a5, filtering out the input and output signals corresponding to the target solid-state hard disk port under the target processor from the input and output signals corresponding to the solid-state hard disk ports.

[0124] After obtaining the input and output signals corresponding to the solid-state hard disk port, the input and output signals corresponding to the target solid-state hard disk port under the target processor are screened out from the input and output signals corresponding to the solid-state hard disk port.

[0125] It is understandable that the mainboard CPLD determines the target processor and the target solid state drive port according to the VPP address signal.

[0126] According to the target processor and the target solid state drive port, the input and output signals corresponding to the target solid state drive port under the target processor can be screened out from the input and output signals corresponding to the solid state drive port.

[0127] Step a6, determining the input and output signals of the target solid state drive under the target solid state drive port based on the input and output signals corresponding to the target solid state drive port under the target processor.

[0128] After obtaining the input / output signal corresponding to the target solid state drive port under the target processor, the input / output signal of the target solid state drive under the target solid state drive port is obtained.

[0129] It can be understood that, among the 16-bit input and output signals corresponding to the target solid state drive port, the first 8-bit input and output signals correspond to one solid state drive, and the last 8-bit input and output signals correspond to one solid state drive.

[0130] According to the first 8-bit input / output signal and the last 8-bit input / output signal, it is determined that the solid state hard disk corresponding to the input / output signal containing the data is the target solid state hard disk.

[0131] Step a7, generating a lighting signal based on the input and output signals of the target processor, the target solid state drive port and the target solid state drive.

[0132] After obtaining the input and output signals of the target processor, the target solid state drive port and the target solid state drive, a lighting signal is generated based on the input and output signals of the target processor, the target solid state drive port and the target solid state drive.

[0133] It can be understood that after the lighting signal is generated, the lighting signal is converted into a PESTI signal, namely IO2PESTI in the figure.

[0134] It should be noted that the CPLD of the mainboard simulates PCA9555 to parse the virtual pin port signal to obtain the input and output signals corresponding to the solid-state hard disk port. In this embodiment, the simulation of 4 PCA9555s is used as an example for explanation, and each PCA9555 generates an input and output signal corresponding to a solid-state hard disk port.

[0135] It can be understood that while the lighting signal is generated based on the input and output signals of the target processor, the target SSD port and the target SSD, the lighting signal corresponding to the SSDs under other SSD ports will also be generated, but the lighting signal corresponding to the other SSD ports does not perform any lighting operation on the SSDs under the SSD ports. Therefore, the lighting signal corresponding to the SSDs under other SSD ports will not be described here, and only the lighting signal of the target SSD will be described.

[0136] The solid-state hard disk lighting method provided in this embodiment determines the target solid-state hard disk under the target solid-state hard disk port under the target processor and the input and output signals of the target solid-state hard disk through the virtual pin port signal and the virtual pin port address signal, and then generates a lighting signal for the target solid-state hard disk, thereby ensuring the accuracy of lighting the target solid-state hard disk.

[0137] In some optional implementations, the solid state hard disk lighting method includes:

[0138] Step b1, obtaining the presence information of multiple solid state drives.

[0139] The CPU obtains the presence information of the multiple solid state drives, and sends the presence information of the multiple solid state drives to the CPLD of the mainboard.

[0140] Step b2, for any solid-state hard disk, when the in-place information of the solid-state hard disk indicates that the solid-state hard disk is not in place, if the result of parsing the virtual pin port signal and the virtual pin port address signal indicates that the target solid-state hard disk is the solid-state hard disk, then stop executing the step of generating a lighting signal, sending the lighting signal to the target logic of the backplane so that the target logic of the backplane receives the lighting signal, and lighting up the target solid-state hard disk based on the lighting signal.

[0141] Among them, the result of parsing the virtual pin port signal and the virtual pin port address signal indicates that the target solid state drive is the solid state drive, indicating that the received virtual pin port signal and the virtual pin port address signal may be erroneous, and subsequent operations are stopped.

[0142] The results of parsing the virtual pin port signal and the virtual pin port address signal include: input and output signals of the target processor, the target solid state drive port, and the target solid state drive.

[0143] The solid state drive lighting method provided in this embodiment can accurately determine which solid state drives are actually present in the system by obtaining the presence information of multiple solid state drives. If a solid state drive is not present, but the analysis results of the received virtual pin port signal and the virtual pin port address signal indicate that the target solid state drive is the solid state drive that is not present, the lighting signal will not be generated, thereby preventing invalid operations on the solid state drive that is not present and avoiding waste of resources.

[0144] In this embodiment, a solid state hard disk lighting method is provided, which can be used for the target logic of the backplane. Figure 6 is a flow chart of a solid state hard disk lighting method according to an embodiment of the present invention. Figure 6 As shown, the process includes the following steps:

[0145] Step S601, receiving a lighting signal sent by the target logic of the mainboard.

[0146] It should be noted that the CPLD of the backplane is physically bound to the MCIO X8 connector, PESTI bus, NVMe disk and LED light.

[0147] Step S602, lighting up the target solid state drive based on the lighting signal.

[0148] Among them, the target logic of the mainboard receives the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane.

[0149] The solid-state hard disk lighting method provided in this embodiment parses the virtual pin port signal and the virtual pin port address signal, and adjusts the function of generating the lighting signal from the backplane CPLD to the mainboard CPLD, thereby realizing the true decoupling of the backplane CPLD. The differences in the lighting mechanisms of different platforms are adapted by the mainboard CPLD, thereby avoiding the situation where both the backplane and the mainboard need to be modified under different configurations and lighting mechanisms, thereby saving labor costs and development resources.

[0150] In some optional implementations, the above step S602 includes:

[0151] Step c1, based on the lighting signal, determining the input and output signals of the target processor, the target solid state drive port and the target solid state drive.

[0152] Step c2, based on the input and output signals of the target solid state drive, lighting up the light to be lit of the target solid state drive under the target solid state drive port under the target processor.

[0153] When the input / output signal indicates lighting up the error light, the error light of the target solid state drive under the target solid state drive port under the target processor is lit up.

[0154] When the input / output signal indicates lighting the positioning light, the positioning light of the target solid state drive under the target solid state drive port under the target processor is lit.

[0155] The solid state drive lighting method provided in this embodiment can accurately determine the input and output signals of the target processor, the target solid state drive port and the target solid state drive through the lighting signal, thereby ensuring the accuracy of the lighting operation.

[0156] In some optional implementations, the solid state hard disk lighting method further includes:

[0157] Step d1, after lighting the target solid state drive based on the lighting signal, monitoring the lamp to be lit of the target solid state drive.

[0158] Step d2: If the light to be lit of the target solid state drive is not monitored to be lit within a preset time period after the target solid state drive is lit based on the lighting signal, an alarm is triggered.

[0159] The preset time period is set by the technical staff and is not specifically limited here.

[0160] It should be noted that when an alarm is triggered, the alarm information can be recorded in the system log for future analysis and auditing.

[0161] The solid state hard disk lighting method provided in this embodiment can ensure that the lighting signal is correctly received and executed by monitoring the status of the lamp to be lit, thereby improving the reliability of system operation.

[0162] Through the monitoring and alarm mechanism, operation and maintenance personnel or users can be informed of the failure of the solid-state drive to light up in a timely manner, which helps to speed up the problem diagnosis and repair process.

[0163] It should be noted that the relevant description of the solid-state hard disk lighting method provided in this embodiment can refer to the corresponding description of the solid-state hard disk lighting method provided in the previous embodiment. Of course, the relevant description of the solid-state hard disk lighting method provided in the previous embodiment can refer to the corresponding description of the solid-state hard disk lighting method provided in this embodiment, which will not be repeated here.

[0164] In this embodiment, a solid state hard disk lighting device is also provided, which is used to implement the above embodiments and preferred implementations, and the descriptions that have been made will not be repeated. As used below, the term "module" can be a combination of software and / or hardware that implements a predetermined function. Although the devices described in the following embodiments are preferably implemented in software, the implementation of hardware, or a combination of software and hardware, is also possible and conceivable.

[0165] This embodiment provides a solid state hard disk lighting device, such as Figure 7 As shown, including:

[0166] The first receiving module 701 is used to receive a virtual pin port signal sent by a processor.

[0167] The second receiving module 702 is used to receive a virtual pin port address signal.

[0168] The first generating module 703 is used to parse the virtual pin port signal and the virtual pin port address signal to generate a lighting signal.

[0169] The first sending module 704 is used to send the lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal.

[0170] In some optional implementations, the first generating module 703 includes:

[0171] The first acquisition unit is used to acquire the processor address and the virtual pin port configuration pin information in the virtual pin port address signal.

[0172] The first determining unit is used to determine a target processor based on a processor address.

[0173] The second determining unit is used to determine the target solid state drive port based on the virtual pin port configuration pin information.

[0174] The first parsing unit is used to parse the virtual pin port signal to obtain the input and output signals corresponding to the solid state hard disk port.

[0175] The first screening unit is used to screen out the input and output signals corresponding to the target solid-state hard disk port under the target processor from the input and output signals corresponding to the solid-state hard disk port.

[0176] The third determining unit is used to determine the input and output signals of the target solid state drive under the target solid state drive port based on the input and output signals corresponding to the target solid state drive port under the target processor.

[0177] The first generating unit is used to generate a lighting signal based on input and output signals of a target processor, a target solid state drive port, and a target solid state drive.

[0178] In some optional implementations, the first sending module 704 includes:

[0179] The first conversion unit is used to convert the lighting signal into a peripheral sideband communication interface signal based on the peripheral sideband communication interface bus protocol.

[0180] The first sending unit is used to send the peripheral sideband communication interface signal to the target logic of the backplane through the peripheral sideband communication interface bus, so that the target logic of the backplane receives the peripheral sideband communication interface signal, converts the peripheral sideband communication interface signal into a lighting signal, and lights up the target solid state drive based on the lighting signal.

[0181] In some optional implementations, the solid state hard disk lighting device further includes:

[0182] The first acquisition module is used to acquire the presence information of multiple solid state hard disks.

[0183] The first stop module is used for, for any solid-state hard disk, when the in-place information of the solid-state hard disk indicates that the solid-state hard disk is not in place, if the result of parsing the virtual pin port signal and the virtual pin port address signal indicates that the target solid-state hard disk is the solid-state hard disk, then stop executing the step of generating a lighting signal, sending the lighting signal to the target logic of the backplane so that the target logic of the backplane receives the lighting signal, and lighting up the target solid-state hard disk based on the lighting signal.

[0184] The further functional description of each of the above modules and units is the same as that of the above corresponding embodiments and will not be repeated here.

[0185] The solid state hard disk lighting device in this embodiment is presented in the form of a functional unit, where the unit refers to an ASIC (Application Specific Integrated Circuit) circuit, a processor and memory that executes one or more software or fixed programs, and / or other devices that can provide the above functions.

[0186] In this embodiment, a solid state hard disk lighting device is also provided. Figure 8 As shown, including:

[0187] The third receiving module 801 is used to receive the lighting signal sent by the target logic of the mainboard.

[0188] The lighting module 802 is used to light up the target solid state drive based on the lighting signal.

[0189] Among them, the target logic of the mainboard receives the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane.

[0190] In some optional implementations, the lighting module 802 includes:

[0191] The fourth determining unit is used to determine the input and output signals of the target processor, the target solid state drive port, and the target solid state drive based on the lighting signal.

[0192] The first lighting unit is used to light up the to-be-lit lamp of the target solid state drive under the target solid state drive port under the target processor based on the input and output signals of the target solid state drive.

[0193] The further functional description of each of the above modules and units is the same as that of the above corresponding embodiments and will not be repeated here.

[0194] The solid state hard disk lighting device in this embodiment is presented in the form of a functional unit, where the unit refers to an ASIC (Application Specific Integrated Circuit) circuit, a processor and memory that executes one or more software or fixed programs, and / or other devices that can provide the above functions.

[0195] The embodiment of the present invention also provides a computer device having the above Figure 7 The solid state drive lighting device shown or the above Figure 8 The solid state drive lighting device is shown.

[0196] See also Fig. 9 , Fig. 9 is a schematic diagram of the structure of a computer device provided by an optional embodiment of the present invention, such as Fig. 9 As shown, the computer device includes: one or more processors 901, memory 902, and interfaces for connecting various components, including high-speed interfaces and low-speed interfaces. Each component utilizes different buses to communicate with each other, and can be installed on a common mainboard or installed in other ways as required. The processor can process the instructions executed in the computer device, including instructions stored in the memory or on the memory to display the graphical information of the GUI on an external input / output device (such as, a display device coupled to the interface). In some optional embodiments, if necessary, multiple processors and / or multiple buses can be used together with multiple memories and multiple memories. Similarly, multiple computer devices can be connected, and each device provides part of the necessary operations (for example, as a server array, a group of blade servers, or a multi-processor system). Fig. 9 A processor 901 is taken as an example.

[0197] The processor 901 may be a central processing unit, a network processor or a combination thereof. The processor 901 may further include a hardware chip. The hardware chip may be a dedicated integrated circuit, a programmable logic device or a combination thereof. The programmable logic device may be a complex programmable logic device, a field programmable logic gate array, a general purpose array logic or any combination thereof.

[0198] The memory 902 stores instructions executable by at least one processor 901 so as to enable at least one processor 901 to implement the method shown in the above embodiment.

[0199] The memory 902 may include a program storage area and a data storage area, wherein the program storage area may store an operating system, an application required for at least one function; the data storage area may store data created according to the use of the computer device, etc. In addition, the memory 902 may include a high-speed random access memory, and may also include a non-transient memory, such as at least one disk storage device, a flash memory device, or other non-transient solid-state storage device. In some optional embodiments, the memory 902 may optionally include a memory remotely arranged relative to the processor 901, and these remote memories may be connected to the computer device via a network. Examples of the above-mentioned network include, but are not limited to, the Internet, an intranet, a local area network, a mobile communication network, and combinations thereof.

[0200] The memory 902 may include a volatile memory, such as a random access memory; the memory may also include a non-volatile memory, such as a flash memory, a hard disk or a solid state drive; the memory 902 may also include a combination of the above types of memory.

[0201] The computer device also includes a communication interface 903, which is used for the computer device to communicate with other devices or a communication network.

[0202] The embodiment of the present invention also provides a computer-readable storage medium. The method according to the embodiment of the present invention can be implemented in hardware, firmware, or can be implemented as a computer code that can be recorded in a storage medium, or can be implemented as a computer code that is originally stored in a remote storage medium or a non-temporary machine-readable storage medium and will be stored in a local storage medium through a network download, so that the method described herein can be stored in such software processing on a storage medium using a general-purpose computer, a dedicated processor, or programmable or dedicated hardware. Among them, the storage medium can be a magnetic disk, an optical disk, a read-only storage memory, a random access memory, a flash memory, a hard disk or a solid-state hard disk, etc.; further, the storage medium can also include a combination of the above types of memories. It can be understood that a computer, a processor, a microprocessor controller, or programmable hardware includes a storage component that can store or receive software or computer code. When the software or computer code is accessed and executed by a computer, a processor, or hardware, the method shown in the above embodiment is implemented.

[0203] A part of the present invention may be applied as a computer program product, such as a computer program instruction, which, when executed by a computer, can call or provide the method and / or technical solution according to the present invention through the operation of the computer. Those skilled in the art should understand that the existence of the computer program instruction in a computer-readable medium includes, but is not limited to, a source file, an executable file, an installation package file, etc., and accordingly, the way in which the computer program instruction is executed by the computer includes, but is not limited to: the computer directly executes the instruction, or the computer compiles the instruction and then executes the corresponding compiled program, or the computer reads and executes the instruction, or the computer reads and installs the instruction and then executes the corresponding installed program. Here, the computer-readable medium may be any available computer-readable storage medium or communication medium accessible to the computer.

[0204] Although the embodiments of the present invention have been described in conjunction with the accompanying drawings, those skilled in the art may make various modifications and variations without departing from the spirit and scope of the present invention, and such modifications and variations are all within the scope defined by the appended claims.

Claims

1. A solid state hard disk lighting method, characterized in that: The target logic device applied to the mainboard includes: Receive the virtual pin port signal sent by the processor; Receive a virtual pin port address signal; Parsing the virtual pin port signal and the virtual pin port address signal to generate a lighting signal; The lighting signal is sent to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal.

2. The method according to claim 1, characterized in that The step of parsing the virtual pin port signal and the virtual pin port address signal to generate a lighting signal includes: Obtaining the processor address and virtual pin port configuration pin information in the virtual pin port address signal; determining a target processor based on the processor address; Determine the target solid state drive port based on the virtual pin port configuration pin information; Parsing the virtual pin port signal to obtain input and output signals corresponding to the solid state drive port; Filter out the input and output signals corresponding to the target solid-state hard disk port under the target processor from the input and output signals corresponding to the solid-state hard disk port; Determine the input and output signals of the target solid-state hard disk under the target solid-state hard disk port based on the input and output signals corresponding to the target solid-state hard disk port under the target processor; A lighting signal is generated based on the input and output signals of the target processor, the target solid state drive port, and the target solid state drive.

3. The method according to claim 1, characterized in that The step of sending the lighting signal to the target logic of the backplane so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal includes: Based on the peripheral sideband communication interface bus protocol, converting the lighting signal into a peripheral sideband communication interface signal; The peripheral sideband communication interface signal is sent to the target logic of the backplane through the peripheral sideband communication interface bus, so that the target logic of the backplane receives the peripheral sideband communication interface signal, converts the peripheral sideband communication interface signal into the lighting signal, and lights up the target solid state drive based on the lighting signal.

4. The method according to claim 1, characterized in that: The method further comprises: Get the presence information of multiple solid state drives; For any solid-state hard disk, when the in-place information of the solid-state hard disk indicates that the solid-state hard disk is not in place, if the result of parsing the virtual pin port signal and the virtual pin port address signal indicates that the target solid-state hard disk is the solid-state hard disk, then stop executing the step of generating a lighting signal, sending the lighting signal to the target logic of the backplane so that the target logic of the backplane receives the lighting signal, and lighting up the target solid-state hard disk based on the lighting signal.

5. A solid state hard disk lighting method, characterized in that: The target logic device applied to the backplane, the method comprising: Receive the lighting signal sent by the target logic of the mainboard; Turning on the target solid state drive based on the lighting signal; Among them, the target logic of the mainboard receives the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane.

6. The method according to claim 5, characterized in that The step of lighting up the target solid state drive based on the lighting up signal comprises: Based on the lighting signal, determining input and output signals of a target processor, a target solid-state drive port, and a target solid-state drive; Based on the input and output signals of the target solid state drive, a light to be lit of the target solid state drive under the target solid state drive port under the target processor is lit.

7. A solid state hard disk lighting device, characterized in that: The device comprises: A first receiving module, used for receiving a virtual pin port signal sent by a processor; A second receiving module, used for receiving a virtual pin port address signal; A first generating module, used for parsing the virtual pin port signal and the virtual pin port address signal to generate a lighting signal; The first sending module is used to send the lighting signal to the target logic of the backplane, so that the target logic of the backplane receives the lighting signal and lights up the target solid state drive based on the lighting signal.

8. A solid state hard disk lighting device, characterized in that: The device comprises: A third receiving module is used to receive a lighting signal sent by the target logic of the mainboard; A lighting module, used to light up the target solid state drive based on the lighting signal; Among them, the target logic of the mainboard receives the virtual pin port signal sent by the processor, receives the virtual pin port address signal, parses the virtual pin port signal and the virtual pin port address signal, generates a lighting signal, and sends the lighting signal to the target logic of the backplane.

9. A computer device, characterized in that: include: A memory and a processor, wherein the memory and the processor are communicatively connected to each other, the memory stores computer instructions, and the processor executes the solid-state hard disk lighting method described in any one of claims 1 to 4 or the solid-state hard disk lighting method described in any one of claims 5 to 6 by executing the computer instructions.

10. A computer-readable storage medium, characterized in that: The computer-readable storage medium stores computer instructions, and the computer instructions are used to enable a computer to execute the solid-state hard disk lighting method described in any one of claims 1 to 4 or the solid-state hard disk lighting method described in any one of claims 5 to 6.

Citation Information

Cited By

  • Server system and NVMe card slot indicating lamp control method

    CN120596401A

  • A server system and a control method of an NVMe card slot indicator light

    CN120596401B