Self-adaptive Non-TargetODT control method and device for solid state disk and medium
Through the adaptive Non-TargetODT control method, the resistance value of the signal transmission path of the solid-state drive is optimized, the signal quality problem is solved, and the optimal signal quality and performance improvement of the solid-state drive is achieved.
Patent Information
- Application Number
- CN202411930486.9
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2024-12-26
- Publication Date
- 2025-04-18
- Estimated Expiration
- Not applicable · inactive patent
AI Technical Summary
Existing solid-state drives are prone to encounter problems such as signal attenuation, noise interference and reflection during signal transmission, resulting in data transmission errors and affecting the performance and stability of storage devices.
Adaptive Non-TargetODT control method is adopted to adaptively adjust the driver control program through preset values to optimize the resistance value of the entire signal transmission path to improve signal quality. The method includes steps such as querying the CE mapping table, performing path inspection, updating resistance values, storing adaptive results, and performing driver initialization.
It achieves the optimal signal quality of solid-state drives, ensures that the signal quality of each storage device is in the best state, improves the performance and stability of the product, and can meet high load requirements.
Smart Images

Figure CN119847433A_ABST
Abstract
Description
Technical Field
[0001] The invention relates to a control method, a device and a medium for adaptive Non-TargetODT of a solid state hard disk, and belongs to the technical field of solid state hard disks. Background Art
[0002] In NAND flash memory, as the data transmission rate increases, the challenges encountered by signals during transmission are also increasing. Problems such as signal attenuation, noise interference, and reflection may cause data transmission errors, affecting the performance and stability of storage devices. ODT (On-DieTermination) technology is introduced into NAND flash memory. Traditional ODT technology reduces signal reflection by setting a terminal resistor at the receiving end, but this method mainly focuses on the optimization of a single receiving point. With the increasing requirements for signal transmission quality, Non-TargetODT technology has emerged. It not only focuses on the optimization of a single receiving point, but also optimizes the entire signal transmission path to improve signal quality. Non-TargetODT technology is an important innovation in the field of NAND flash memory. It improves signal quality by optimizing the entire signal transmission path, thereby improving the performance and stability of storage devices. In addition, it can also increase data transmission rate and reduce power consumption, supporting a wider range of application scenarios. With the continuous development of technology, Non-TargetODT technology will play an increasingly important role in the field of NAND flash memory.
[0003] However, since signal quality is related to the final production form of the circuit board, and there are differences between batches, individuals, and aging conditions among finished circuit boards, it is difficult to achieve optimal signal quality for each SSD by means of preset values. Summary of the invention
[0004] The purpose of the present invention is to provide a control method, device and medium for adaptive Non-TargetODT of a solid-state hard disk, which realizes Non-TargetODT control during the operation of the solid-state hard disk through a drive control program adaptively adjusted by preset values, thereby providing the solid-state hard disk with optimal signal quality.
[0005] In order to achieve the above object, the present invention is implemented through the following technical solutions: A control method for adaptive Non-TargetODT of a solid state drive comprises the following steps: After power-on, query the CE mapping table, obtain the peer CE of each CE according to the configuration information pre-installed in the SSD, and generate a peer mapping table; Perform a path inspection to confirm whether the resistance value of the current Non-TargetODT configuration is correct. If it is incorrect, use a new resistance value and update it in the pre-stored information of the firmware until the inspection is successful and the Non-TargetODT adaptation is completed; The Non-TargetODT adaptive result is stored in the target address. The adaptive result is stored in two copies at different locations. Each time the stored value is read, it is determined whether it is correct according to the check value. After the Non-TargetODT adaptation is completed, the driver is initialized, the pre-stored information is read, and the Non-TargetODT attributes are configured on the corresponding NAND particles according to the configuration information, and the registers in the controller are configured.
[0006] Preferably, the new resistance value is determined as follows: the resistance value is centered on the current resistance configuration and extends toward both ends in steps of 25 ohms until the inspection is successful.
[0007] Preferably, the Non-TargetODT adaptive result is stored to the target address. When writing, the check value is first calculated, and then the information and the check value are written together into the designated storage space. After the writing is successful, it is read out to verify whether it is written correctly. If it is written correctly, the writing process of the next backup is carried out until both backups are written successfully.
[0008] Preferably, the method is run when the solid-state drive is started, and the running process covers the entire life cycle of the solid-state drive.
[0009] Preferably, in the driving operation state, the controller automatically issues a Non-TargetODT driving command, and when a read error exceeding a specified threshold or a patrol request initiated by other modules is detected, it switches to a path patrol state and suspends read and write operations.
[0010] Preferably, the solid state drive is a solid state drive using NAND flash memory.
[0011] A control device for adaptive Non-Target ODT of a solid state drive comprises a processor and a memory storing program instructions. The processor is configured to execute the control method for adaptive Non-Target ODT of the solid state drive when running the program instructions.
[0012] A computer-readable storage medium stores a computer program, which, when executed by a processor, implements the control method for adaptive Non-TargetODT of a solid-state hard disk.
[0013] The advantages of the present invention are: the present invention can optimize the use of the Non-TargetODT technology in the current solid-state hard disk. The method realizes the Non-TargetODT adaptive function, which is not limited by the product form process and can ensure that the signal quality of each storage device is in the optimal state. In addition, the method can also meet the current high-load requirements of solid-state hard disks and effectively improve the performance of the product. BRIEF DESCRIPTION OF THE DRAWINGS
[0014] The accompanying drawings are used to provide further understanding of the present invention and constitute a part of the specification. They are used to explain the present invention together with the embodiments of the present invention and do not constitute a limitation of the present invention.
[0015] Figure 1 It is a schematic diagram of the process of the present invention.
[0016] Figure 2 This is the control flow chart of the adaptive Non-TargetODT. DETAILED DESCRIPTION
[0017] The following will be combined with the drawings in the embodiments of the present invention to clearly and completely describe the technical solutions in the embodiments of the present invention. Obviously, the described embodiments are only part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.
[0018] Example 1 A control method for adaptive Non-TargetODT of a solid state drive comprises the following steps: S1: After power-on, query the CE mapping table, obtain the peer CE of each CE according to the configuration information pre-installed in the solid-state drive, and generate a peer mapping table.
[0019] As a refinement of the above embodiment, after the SSD is produced, a series of configuration information will be pre-installed in the disk, indicating the capacity information of the disk and the chip topology structure, so that the drive can correctly access the available space. After the first power-on, this information will be queried, and the most suitable counterpart CE for each CE will be analyzed based on the information, and finally a counterpart mapping table will be generated for use in firmware initialization.
[0020] S2: Perform a path inspection to confirm whether the resistance value of the current Non-TargetODT configuration is correct. If it is incorrect, use a new resistance value and update it in the pre-stored information of the firmware until the inspection is successful and the Non-TargetODT adaptation is completed.
[0021] As a refinement of the above embodiment, the purpose of the path inspection is to confirm whether the resistance value of the current non-targetodt configuration is correct. If the inspection fails, a new resistance value needs to be used and updated in the pre-stored information of the firmware. The update of the resistance value is given by the inspection process, with the current resistance configuration as the center and 25 ohms as the step size extending to both ends until the inspection is successful. Use the new resistance value and update it in the pre-stored information of the firmware. At this time, the non-targetodt self-adaptation is completed.
[0022] Under the current Non-TargetODT configuration, a path inspection is performed. Quantitative data (such as 4608 bytes) is written and then read out. If there is no error, the current resistance value is considered correct. If the data comparison is wrong, the current configuration is considered incorrect.
[0023] The new resistance value is determined as follows: the resistance value is centered on the current resistance configuration and extends to both ends in steps of 25 ohms until the inspection is successful.
[0024] S3: The Non-TargetODT adaptive result is stored in the target address. The adaptive result is stored in two copies at different locations. Each time the stored value is read, it is determined whether it is correct according to the check value.
[0025] As a refinement of the above embodiment, the test result is stored in the target address. In order to prevent accidental data loss, the result is stored in two copies, each stored in a different location. Each time it is read, the stored value is judged to be correct according to the check value. If it is not correct, the next backup is read. When writing, the check value is calculated first, and then the information and the check value are written into the designated storage space together. After the writing is successful, it is read out again to check whether it is written correctly. If it is written correctly, the writing process of the next backup is carried out until both backups are written successfully.
[0026] S4: After the Non-TargetODT adaptation is completed, the driver is initialized, the pre-stored information is read, and the Non-TargetODT attribute is configured to the corresponding NAND particle according to the configuration information, and the register in the controller is configured.
[0027] As a refinement of the above embodiment, the pre-stored information is read and non-targetodt related attributes are configured on the corresponding nand particles according to the configuration information, and the corresponding registers in the controller are configured. When the firmware is running, non-targetodt related commands are automatically sent through the configured register information.
[0028] SSD (Solid State Disk): solid state drive; NAND: Computer flash memory device, generally used in SSD storage; LDPC: (Low-Density Parity-Check Code) is a forward error correction code (FEC), which is widely used in the field of channel coding, especially in digital communication and data storage; Non-target ODT: is a technology used to improve signal quality. Non-Target ODT focuses more on optimizing the quality of the entire signal transmission path. It is not just about setting the terminal resistance at a single receiving end, but through comprehensive analysis of the entire signal transmission path, identifying potential problem points, and taking corresponding measures to optimize.
[0029] The disclosed embodiment also provides a control device for adaptive Non-Target ODT of a solid-state hard disk, including a processor and a memory. Optionally, the device may also include a communication interface and a bus. The processor, the communication interface, and the memory may communicate with each other through the bus. The communication interface may be used for information transmission. The processor may call the logic instructions in the memory to execute the control method for adaptive Non-Target ODT of the solid-state hard disk of the above embodiment.
[0030] In addition, the logic instructions in the above-mentioned memory can be implemented in the form of software functional units and can be stored in a computer-readable storage medium when sold or used as an independent product.
[0031] The memory, as a computer-readable storage medium, can be used to store software programs and computer executable programs, such as program instructions / modules corresponding to the method in the embodiment of the present disclosure. The processor executes functional applications and data processing by running the program instructions / modules stored in the memory, that is, the control method of the adaptive Non-TargetODT of the solid-state drive in the above embodiment is implemented.
[0032] The memory may include a program storage area and a data storage area, wherein the program storage area may store an operating system and an application required for at least one function; the data storage area may store data created according to the use of the terminal device, etc. In addition, the memory may include a high-speed random access memory and may also include a non-volatile memory.
[0033] Finally, it should be noted that the above description is only a preferred embodiment of the present invention and is not intended to limit the present invention. Although the present invention has been described in detail with reference to the aforementioned embodiments, those skilled in the art can still modify the technical solutions described in the aforementioned embodiments or replace some of the technical features therein by equivalents. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention shall be included in the protection scope of the present invention.
Claims
1. A control method for adaptive Non-TargetODT of a solid state drive, characterized in that: The following steps are involved: After power-on, query the CE mapping table, obtain the peer CE of each CE according to the configuration information pre-installed in the SSD, and generate a peer mapping table; Perform a path inspection to confirm whether the resistance value of the current Non-TargetODT configuration is correct. If there is no difference between the quantitative data written and read, it is correct. If not, use a new resistance value and update it in the pre-stored information of the firmware until the inspection is successful and the Non-TargetODT adaptation is completed; The Non-TargetODT adaptive result is stored in the target address. The adaptive result is stored in two copies at different locations. Each time the stored value is read, it is determined whether it is correct according to the check value. After the Non-TargetODT adaptation is completed, the driver is initialized, the pre-stored information is read, and the Non-TargetODT attributes are configured on the corresponding NAND particles according to the configuration information, and the registers in the controller are configured.
2. The control method of the solid state drive adaptive Non-TargetODT according to claim 1, characterized in that: The new resistance value is determined as follows: the resistance value is centered on the current resistance configuration and extends to both ends in steps of 25 ohms until the inspection is successful.
3. The control method of the solid state drive adaptive Non-TargetODT according to claim 1, characterized in that: The Non-TargetODT adaptive result is stored in the target address. When writing, the check value is calculated first, and then the information and the check value are written into the designated storage space. After the writing is successful, it is read out to verify whether it is written correctly. If it is written correctly, the writing process of the next backup is carried out until both backups are written successfully.
4. The control method of the solid state drive adaptive Non-TargetODT according to claim 1, characterized in that: The method is run when the solid state drive is started, and the running process covers the entire life cycle of the solid state drive.
5. The control method of the solid state drive adaptive Non-TargetODT according to claim 1, characterized in that: In the drive running state, the controller automatically issues the Non-TargetODT drive command. When it detects that the read error exceeds the specified threshold or the inspection request initiated by other modules, it switches to the channel inspection state and suspends the read and write operations.
6. The control method of the solid state drive adaptive Non-TargetODT according to claim 1, characterized in that: The solid state drive is a solid state drive using NAND flash memory.
7. A control device for adaptive Non-TargetODT of a solid state drive, comprising a processor and a memory storing program instructions, characterized in that: The processor is configured to execute the control method of adaptive Non-Target ODT of a solid state drive according to any one of claims 1 to 6 when running the program instructions.
8. A computer-readable storage medium, characterized in that: A computer program is stored thereon, and when the program is executed by a processor, the control method for adaptive Non-Target ODT of a solid state drive as described in any one of claims 1 to 6 above is implemented.
Citation Information
Patent Citations
A command-based on-chip termination of high speed NAND interface
CN111949581A
Signal parameter adjusting method and device, storage medium and electronic equipment
CN118819406A
Command based on-die termination for high-speed NAND interface
US20210326295A1