Phased array fast phase shift control beam configuration method and device

By integrating multiple channels on the phased array chip and processing in parallel, the problem of large beam configuration delay time in the prior art is solved, and fast and accurate beam configuration and storage space savings are achieved.

CN120074606APending Publication Date: 2025-05-30TUOWEI ELECTRONIC TECH (SHANGHAI) CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202510102949.0
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-01-22
Publication Date
2025-05-30

AI Technical Summary

Technical Problem

Existing phased array systems face the problem of increased delay time during beam configuration, especially when it is necessary to quickly switch multiple beam positions and shapes. The long serial communication time and beam table limit the efficiency of the system.

Method used

The phased array chip is used to integrate multiple channels, and the beam direction factor and calibration state initial value are obtained by receiving the sub-array phase-shift control frame in parallel, phase and gain calibration is performed, channel position coordinates and phase states are calculated, phase shift state numbers and gain variation state numbers are found, and beam configuration is realized.

Benefits of technology

It greatly reduces the configuration time and system delay of large-scale array beams, accurately controls the phase and amplitude of the channel, quickly and accurately changes the beam direction, and saves storage space.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN120074606A_ABST
    Figure CN120074606A_ABST
Patent Text Reader

Abstract

The embodiment of the invention provides a phased array fast phase shift control beam configuration method and device. Relates to the field of phased array phase shift. The method is applied to a phased array chip, and the chip integrates a plurality of channels and comprises a phase shift memory and a gain variable memory. The chip receives a plurality of control frames in parallel and obtains a beam direction factor and a calibration state initial value of each channel from the control frames; calibrating each channel according to the calibration state initial value of each channel, and obtaining a phase calibration state and a gain compensation state of each channel; determining the position coordinate of each channel according to the reference coordinate of each antenna unit and the relative coordinate of each channel; according to the position coordinates, the phase calibration states and the beam direction factors of all the channels, the phase states of all the channels are calculated and rounded; searching and configuring the phase shift state of each channel in a phase shift memory according to the rounded phase state; searching and configuring a gain change state of each channel in a gain variable memory according to the gain compensation state of each channel; therefore, the array beam configuration time is reduced.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present disclosure relates to the field of phased array phase shifting, and in particular, to a method and device for phased array fast phase shifting control beam configuration. Background Art

[0002] With the rapid development of wireless communication, phased array technology has shown great application potential in fields such as radar and communication due to its beamforming ability. With the popularization of millimeter-wave 5G technology, phased array technology is facing more and more challenges. Among them, the demand for phased array antennas to cover a larger range is gradually increasing. Currently, 5G base stations use a large number of antenna units to improve the coverage rate. Some phased array systems support up to 2000 units or even higher. The increase in the number of antenna units leads to a decrease in the beam width, and more beam positions are required for the same scanning angle. At the same time, each beam position may require a different beam shape, so the configuration also needs to be modified. To ensure fast switching between different beam positions, this poses a great challenge to the beam configuration time, which requires the phased array system to provide a lower latency during beamforming and beam configuration processes.

[0003] There are two existing beam configuration methods. One is to control the corresponding channels through different independent chips to implement functions such as signal amplification, phase shifting, and gain change. These chips are controlled by independent control lines. The host computer is connected to these control lines and issues phase shifting, attenuation, and other instructions to each chip through serial communication to achieve changes in beam position and shape. The time required for each chip to communicate serially alone in this method is relatively long. Assuming that the phase of each channel requires N bit control and the attenuation requires M bit control, and the number of antenna units is CH, then the total serial communication duration is (N + M)*CH bit, and the amount of data transmitted during the beam configuration process is also large. Another method is to integrate multiple channels on a single chip and build a static random access memory in the chip to store the beam table. The beam table stores beam phase / gain settings. When a row number is sent to the phased array, the corresponding beam phase / gain settings are obtained from the beam table according to this row number. In this way, the beam setting time can be shortened. However, the number of beams supported by the beam table is limited. The more beams there are, the larger the beam table, resulting in a significant increase in the chip area. If the beam configuration exceeds the number of beams pre-stored in the beam table, the beam table needs to be reloaded, which will cause a large delay for large phased array arrays. Summary of the Invention

[0004] The present disclosure provides a method, device, equipment, and storage medium for phased array fast phase shifting control beam configuration.

[0005] According to a first aspect of the present disclosure, a phased array fast phase shift control beam configuration method is provided. Applied to a phased array chip, the phased array chip integrates multiple channels and the phased array chip includes a phase shift memory and a gain variable memory, wherein one channel corresponds to one antenna element, and the method includes:

[0006] Parallelly receive multiple sub-array phase shift control frames and obtain the beam direction factor and the initial calibration state values of each channel therefrom;

[0007] Calibrate each channel respectively according to the initial calibration state values of each channel to obtain the phase calibration state and the gain compensation state of each channel;

[0008] Determine the position coordinates of each channel according to the reference coordinates of each antenna element and the relative coordinates of each channel;

[0009] Calculate the phase state of each channel according to the position coordinates of each channel, the beam direction factor and the phase calibration state of each channel, and round it;

[0010] Search for the phase shift state numbers of each channel in the phase shift memory according to the rounded phase states of each channel;

[0011] Search for the gain change state numbers of each channel in the gain variable memory according to the gain compensation state of each channel;

[0012] Configure the corresponding phase shift state numbers and gain change state numbers for each channel to achieve beam configuration.

[0013] In some realizable ways of the first aspect, the sub-array phase shift control frame includes:

[0014] CSB signal, SCLK signal, SDI signal, SDO signal and LDB signal; wherein,

[0015] The CSB signal is used to determine the channel that needs to be calibrated;

[0016] The SCLK signal is the clock signal of the phased array chip;

[0017] The SDI signal includes the beam direction factor and the initial calibration state value of the channel determined by the CSB signal;

[0018] The SDO signal is used to enable the phased array chip to receive the beam direction factor in the SDI signal and the initial calibration state value of the channel determined by the CSB signal;

[0019] The LDB signal is used to configure the phase shift state numbers and gain change state numbers of the channel determined by the CSB signal.

[0020] In some realizable ways of the first aspect, the obtaining of the phase calibration state and the gain compensation state of each channel includes:

[0021] Through a multiplexer, according to the actual working conditions of each channel, select the corresponding phase calibration state of each channel from the pre-stored phase calibration states, and select the corresponding gain compensation state of each channel from the pre-stored gain compensation states.

[0022] In some realizable ways of the first aspect, the reference coordinates of the respective antenna units respectively represent the relative position coordinates of the phased array chip with respect to the respective antenna units;

[0023] The relative coordinates of the respective channels respectively represent the position coordinates of the respective channels with respect to the phased array chip.

[0024] In some realizable ways of the first aspect, the beam direction factor is calculated by the following method:

[0025]

[0026] wherein, f1 and f2 respectively represent the beam direction factor in the x direction and the beam direction factor in the y direction, d x and d y respectively represent the spacing between adjacent antenna units in the x direction and the spacing between adjacent antenna units in the y direction, M represents the preset maximum phase shift state number, λ is the wavelength corresponding to the operating frequency band of the phased array antenna, θ, respectively represent the off-axis angle and the rotation angle of the phased array antenna.

[0027] In some realizable ways of the first aspect, calculating the phase state of each channel according to the position coordinates of each channel, the beam direction factor, and the phase calibration state of each channel includes:

[0028] Phase_state(i,k) = i * f1 + k * f2 + PH_ADJ

[0029] wherein, Phase_state(i,k) represents the phase state of the channel with the position coordinates (i,k), i and k respectively represent the position of the channel in the x direction and the position of the channel in the y direction, and PH_ADJ is the phase calibration state of the channel.

[0030] In some realizable ways of the first aspect, the number of gain change states is equal to the sum of the gain compensation state of the channel and the preset initial gain state of the channel.

[0031] In some realizable ways of the first aspect, the method further includes:

[0032] If it is necessary to configure the number of phase shift states and the number of gain change states of each channel simultaneously, then while receiving the phase shift control frames of each subarray, a command frame will also be received, and the number of phase shift states and the number of gain change states of each channel will be configured simultaneously according to the command frame.

[0033] According to a second aspect of the present disclosure, a phased array fast phase shift control beam configuration device is provided. The device includes:

[0034] An initial data acquisition module, configured to receive multiple sub-array phase shift control frames in parallel and obtain beam direction factors and initial calibration state values of each channel therefrom;

[0035] A channel calibration module, configured to calibrate each channel according to the initial calibration state value of each channel to obtain the phase calibration state and gain compensation state of each channel;

[0036] A channel position determination module, configured to determine the position coordinates of each channel according to the reference coordinates of each antenna element and the relative coordinates of each channel;

[0037] A phase state calculation module, configured to calculate and round the phase state of each channel according to the position coordinates of each channel, the beam direction factor, and the phase calibration state of each channel;

[0038] A phase shift state acquisition module, configured to look up the phase shift state numbers of each channel in a phase shift memory according to the rounded phase states of each channel;

[0039] A gain change state acquisition module, configured to look up the gain change state numbers of each channel in a gain variable memory according to the gain compensation state of each channel;

[0040] A beam configuration module, configured to configure corresponding phase shift state numbers and gain change state numbers for each channel to implement beam configuration.

[0041] According to a third aspect of the present disclosure, an electronic device is provided. The electronic device includes: at least one processor; and a memory communicatively connected to the at least one processor; the memory stores instructions executable by the at least one processor, and when the instructions are executed by the at least one processor, the at least one processor is enabled to execute the method as described above.

[0042] According to a fourth aspect of the present disclosure, a non-transitory computer-readable storage medium storing computer instructions is provided, and the computer instructions are used to cause a computer to execute the method as described above.

[0043] In the present disclosure, a phased array fast phase shift control beam configuration method is applied to a phased array chip. The phased array chip integrates multiple channels and includes a phase shift memory and a gain variable memory. The beam configuration method specifically includes: parallelly receiving multiple sub-array phase shift control frames and obtaining beam direction factors and initial calibration states of each channel therefrom; calibrating each channel according to the initial calibration state of each channel to obtain the phase calibration state and gain compensation state of each channel; determining the position coordinates of each channel according to the reference coordinates of each antenna element and the relative coordinates of each channel; calculating the phase states of each channel according to the position coordinates of each channel, the beam direction factors, and the phase calibration states of each channel and rounding them; searching for the phase shift states of each channel in the phase shift memory according to the rounded phase states of each channel; searching for the gain change states of each channel in the gain variable memory according to the gain compensation states of each channel; and configuring the corresponding phase shift states and gain change states for each channel to achieve beam configuration. In this way, the beam configuration time of a large-scale array surface and system delay can be significantly reduced, the phase and amplitude of the channels can be accurately controlled, the beam direction can be quickly and accurately changed, and storage space can be saved.

[0044] It should be understood that the content described in the summary of the invention section is not intended to limit the key or important features of the embodiments of the present disclosure, nor is it used to limit the scope of the present disclosure. Other features of the present disclosure will become easily understood through the following description. Brief Description of the Drawings

[0045] Combined with the drawings and referring to the following detailed description, the above and other features, advantages, and aspects of the embodiments of the present disclosure will become more obvious. The drawings are used to better understand the solution and do not constitute a limitation to the present disclosure. In the drawings, the same or similar reference numerals represent the same or similar elements, where:

[0046] Figure 1 shows a flowchart of a phased array fast phase shift control beam configuration method provided by an embodiment of the present disclosure;

[0047] Figure 2 shows a schematic diagram of a sub-array phase shift control frame structure provided by an embodiment of the present disclosure;

[0048] Figure 3 shows a structural diagram of a phased array fast phase shift control beam configuration device provided by an embodiment of the present disclosure;

[0049] Figure 4 shows a structural diagram of an exemplary electronic device capable of implementing the embodiments of the present disclosure. Detailed Description of the Embodiments

[0050] To make the objectives, technical solutions, and advantages of the embodiments of the present disclosure clearer, the technical solutions in the embodiments of the present disclosure will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present disclosure. Apparently, the described embodiments are only a part rather than all of the embodiments of the present disclosure. All other embodiments obtained by those of ordinary skill in the art based on the embodiments in the present disclosure without creative efforts shall fall within the scope of protection of the present disclosure.

[0051] In addition, the term "and / or" in this document is merely a description of the association relationship of associated objects, indicating that three relationships may exist. For example, A and / or B may represent three situations: A exists alone, A and B exist simultaneously, and B exists alone. In addition, the character " / " in this document generally represents an "or" relationship between the associated objects before and after.

[0052] In view of the problems in the background art, the embodiments of the present disclosure provide a phased array fast phase shift control beam configuration method and device. Specifically, the phased array fast phase shift control beam configuration method is applied to a phased array chip. The phased array chip integrates multiple channels and includes a phase shift memory and a gain variable memory. The beam configuration method specifically includes: receiving multiple sub-array phase shift control frames in parallel and obtaining the beam direction factor and the initial calibration state value of each channel therefrom; calibrating each channel according to the initial calibration state value of each channel to obtain the phase calibration state and the gain compensation state of each channel; determining the position coordinates of each channel according to the reference coordinates of each antenna unit and the relative coordinates of each channel; calculating the phase state of each channel according to the position coordinates of each channel, the beam direction factor, and the phase calibration state of each channel and rounding; searching for the phase shift state number of each channel in the phase shift memory according to the rounded phase state of each channel; searching for the gain change state number of each channel in the gain variable memory according to the gain compensation state of each channel; and configuring the corresponding phase shift state number and gain change state number for each channel to implement beam configuration. In this way, the beam configuration time of a large-scale array surface and the system delay can be significantly reduced, the phase and amplitude of the channels can be accurately controlled, the beam pointing can be changed quickly and accurately, and the storage space can be saved.

[0053] The phased array fast phase shift control beam configuration method and device provided by the embodiments of the present disclosure will be described in detail below with reference to the accompanying drawings through specific embodiments.

[0054] Figure 1 The flowchart of a phased array fast phase shift control beam configuration method provided by the embodiments of the present disclosure is shown. Method 100 is applied to a phased array chip. The phased array chip integrates multiple channels and includes a phase shift memory and a gain variable memory. Among them, one channel corresponds to one antenna unit. Method 100 includes the following steps:

[0055] S110, receive multiple sub-array phase shift control frames in parallel and obtain the beam direction factors and the initial calibration states of each channel therefrom.

[0056] In some embodiments, the structure of the sub-array phase shift control frame is as Figure 2 shown. The sub-array phase shift control frame includes:

[0057] CSB signal, SCLK signal, SDI signal, SDO signal, and LDB signal; wherein,

[0058] the CSB signal is used to determine the channels that need to be calibrated and remains at a low level during the working state;

[0059] the SCLK signal is the clock signal of the phased array chip;

[0060] the SDI signal includes beam direction factors (f1, f2), the initial calibration states of the channels determined by the CSB signal, and a frame header. Among them, f1 and f2 are floating-point numbers, generally 32-bit data, or can be double-precision floating-point numbers, generally 64-bit data. And f1 and f2 are not limited to signed floating-point numbers, and the precision of f1 and f2 is determined by the accuracy requirement for the beam position;

[0061] Further, according to the SPI protocol, the frame header in the SDI signal is set to 011001000;

[0062] the SDO signal is used to enable the phased array chip to receive the beam direction factors in the SDI signal and the initial calibration states of the channels determined by the CSB signal, and is in a high-impedance state during the working state;

[0063] the LDB signal is used to configure the phase shift states and gain change states of the channels determined by the CSB signal and remains at a high level during the working state. In addition, the LDB signal can only become high level after 1 clock cycle after it becomes low level.

[0064] In some embodiments, regardless of the number of channels, as long as the frame header, the initial calibration states, and the beam direction factors in the SDI signal of each sub-array phase shift control frame are configured, beam configuration can be performed. Compared with the prior art, the configuration time is greatly saved, and moreover, any number of beams can be configured without pre-storing a beam table, greatly saving storage space.

[0065] In some embodiments, the beam direction factors are calculated by the following method:

[0066]

[0067] wherein, f1 and f2 respectively represent the beam direction factor in the x direction and the beam direction factor in the y direction, dx 、d y respectively represent the spacing between adjacent antenna elements in the x - direction and the spacing between adjacent antenna elements in the y - direction, M represents the preset maximum number of phase - shift states, the preset maximum number of phase - shift states covers a 360 - degree phase - shift range, λ is the wavelength corresponding to the operating frequency band of the phased - array antenna, θ, respectively represent the off - axis angle and the rotation angle of the phased - array antenna;

[0068] Furthermore, the off - axis angle of the phased - array antenna is defined as the angle between the antenna array plane and the positive direction of the Z - axis, and the rotation angle is defined as the counter - clockwise angle in the XOY plane with respect to the positive direction of the X - axis; among them, the positive direction of the Z - axis is defined as the transmission direction of the beam when the phased - array antenna emits a beam, that is, the antenna normal direction. Looking from the antenna normal direction, the direction horizontally to the left is defined as the positive direction of the X - axis, the direction vertically downward is defined as the positive direction of the Y - axis, and the coordinate origin is located at the corner of the antenna array plane;

[0069] Furthermore, the off - axis angle and the rotation angle of the phased - array antenna are calculated respectively by the following formulas:

[0070] θ = tan -1 {sqrt[tan(α)*tan(α)+tan(β)*tan(β)]}

[0071]

[0072] where α and β respectively represent the azimuth angle and the elevation angle of the phased - array antenna.

[0073] In some embodiments, the calculated f1 and f2 are more matched with the phased - array chip and have higher accuracy.

[0074] S120, calibrate each channel according to the initial calibration states of each channel to obtain the phase calibration state and the gain compensation state of each channel.

[0075] In some embodiments, considering actual manufacturing tolerances (such as errors introduced during the feeding network and antenna processing in the phased - array system, errors introduced during the assembly of each component in the phased - array system), mutual coupling between antenna elements, and non - ideal phase - shift / attenuation characteristics of the phase shifters / attenuators in the phased - array system, etc., a gain compensation state is introduced to compensate the phase state of the corresponding channel.

[0076] In some embodiments, the obtaining of the phase calibration state and the gain compensation state of each channel includes:

[0077] Through a multiplexer, corresponding phase calibration states of each channel are selected from pre-stored phase calibration states according to the actual working conditions of each channel, and corresponding gain compensation states of each channel are selected from pre-stored gain compensation states; wherein, the phase calibration states may be related to the temperature of the phased array chip, the operating frequency of the phased array chip, and the external environment.

[0078] Further, the pre-stored gain compensation states correspond one-to-one with M phase shift states.

[0079] In some embodiments, generally, the default phase calibration state is the 0 state.

[0080] S130. Determine the position coordinates of each channel according to the reference coordinates of each antenna element and the relative coordinates of each channel.

[0081] In some embodiments, the reference coordinates of each antenna element respectively represent the relative position coordinates of the phased array chip with respect to each antenna element.

[0082] The relative coordinates of each channel respectively represent the position coordinates of each channel with respect to the phased array chip.

[0083] Further, if the position coordinates of the channel are represented by (i,k), then:

[0084] (i,k) = (ibase,kbase) + (δi,δk)

[0085] Wherein, ibase and kbase respectively represent the relative position of the phased array chip with respect to the antenna element corresponding to this channel in the x direction and the relative position of the phased array chip with respect to the antenna element corresponding to this channel in the y direction, and δi and δk respectively represent the position of this channel with respect to the phased array chip in the x direction and the position of this channel with respect to the phased array chip in the y direction.

[0086] For antenna elements with regular structures, the spacing between adjacent channels is the same, so the relative coordinates of each channel are fixed values. Therefore, if it is necessary to configure the beams of several array antennas, and these array antennas are all composed of antenna elements with regular structures, then when configuring the beams of each array antenna, only (ibase,kbase) needs to be changed according to the reference coordinates of each antenna element in the array antenna, and (δi,δk) corresponding to each channel of each antenna element in the array antenna does not need to be changed, reducing the configuration content.

[0087] S140. Calculate the phase states of each channel and round them according to the position coordinates of each channel, the beam direction factor, and the phase calibration states of each channel.

[0088] In some embodiments, calculating the phase states of each channel according to the position coordinates of each channel, the beam direction factor, and the phase calibration state of each channel includes:

[0089] Phase_state(i,k) = i*f1 + k*f2 + PH_ADJ

[0090] where Phase_state(i,k) represents the phase state of the channel with position coordinates (i,k), i and k respectively represent the position of the channel in the x direction and the position of the channel in the y direction, and PH_ADJ is the phase calibration state of the channel.

[0091] In some embodiments, there is no limitation on the method of rounding the phase states of each channel.

[0092] S150, according to the rounded phase states of each channel, look up the phase shift states of each channel in the phase shift memory.

[0093] In some embodiments, the phase shift memory is a static random access memory, and this memory stores the phase shift states of each channel.

[0094] S160, according to the gain compensation state of each channel, look up the gain change states of each channel in the gain variable memory.

[0095] In some embodiments, the gain variable memory is another static random access memory, and this memory stores the gain change states of each channel. The gain change states of each channel are respectively equal to the sum of the gain compensation state of each channel and the preset initial gain state of the same channel;

[0096] Furthermore, by adjusting the gain change states of the channels, the adjustment of the channel amplitude is realized. Due to the orthogonality of the phase and amplitude in the channels, and the amplitude is mainly related to beamforming (i.e., mainly related to the position of the phased array chip) and has nothing to do with the phase, so the preset initial gain states of each channel can be set arbitrarily according to the beam shape information carried in the beam direction factor, that is, the preset initial gain states of each channel are arbitrary values.

[0097] In some embodiments, the phase calibration state of the same channel corresponds one-to-one with the phase state, the rounded phase state, the phase shift state, the gain compensation state, and the gain change state respectively.

[0098] S170, configure the corresponding phase shift states and gain change states for each channel to achieve beam configuration.

[0099] In some embodiments, method 100 further includes:

[0100] If it is necessary to configure the phase shift state number and gain change state number of each channel simultaneously, then while receiving the phase shift control frames of each sub-array, a command frame will also be received, and the phase shift state number and gain change state number of each channel will be configured simultaneously according to the command frame.

[0101] According to an embodiment of the present disclosure, the phased array fast phase shift control beam configuration method is applied to a phased array chip. The phased array chip integrates multiple channels and includes a phase shift memory and a gain variable memory. The beam configuration method specifically includes: receiving multiple sub-array phase shift control frames in parallel and obtaining the beam direction factor and the initial calibration state value of each channel therefrom; calibrating each channel according to the initial calibration state value of each channel to obtain the phase calibration state and gain compensation state of each channel; determining the position coordinates of each channel according to the reference coordinates of each antenna unit and the relative coordinates of each channel; calculating the phase state of each channel according to the position coordinates of each channel, the beam direction factor, and the phase calibration state of each channel and rounding it; looking up the phase shift state number of each channel in the phase shift memory according to the rounded phase state of each channel; looking up the gain change state number of each channel in the gain variable memory according to the gain compensation state of each channel; configuring the corresponding phase shift state number and gain change state number for each channel to achieve beam configuration. In this way, the beam configuration time and system delay of a large-scale array surface can be significantly reduced, the phase and amplitude of the channels can be accurately controlled, the beam pointing can be quickly and accurately changed, and storage space can be saved.

[0102] It should be noted that for the foregoing method embodiments, for the sake of simple description, they are all expressed as a series of action combinations. However, those skilled in the art should know that the present disclosure is not limited by the described action sequence, because according to the present disclosure, certain steps can be performed in other sequences or simultaneously. Secondly, those skilled in the art should also know that the embodiments described in the specification are all optional embodiments, and the actions and modules involved are not necessarily essential to the present disclosure.

[0103] The above is the introduction of the method embodiments. The following further illustrates the solution of the present disclosure through device embodiments.

[0104] Figure 3 The structural diagram of a phased array fast phase shift control beam configuration device provided by an embodiment of the present disclosure is shown. The device 300 includes:

[0105] An initial data acquisition module 310, configured to receive multiple sub-array phase shift control frames in parallel and obtain the beam direction factor and the initial calibration state value of each channel therefrom.

[0106] In some embodiments, the initial data acquisition module 310 is specifically configured to:

[0107] The sub-array phase shift control frame includes:

[0108] The CSB signal, the SCLK signal, the SDI signal, the SDO signal, and the LDB signal; wherein,

[0109] The CSB signal is used to determine the channels that need to be calibrated;

[0110] The SCLK signal is the clock signal of the phased array chip;

[0111] The SDI signal includes the beam direction factor and the initial calibration state value of the channel determined by the CSB signal;

[0112] The SDO signal is used to enable the phased array chip to receive the beam direction factor in the SDI signal and the initial calibration state value of the channel determined by the CSB signal;

[0113] The LDB signal is used to configure the phase shift state number and the gain change state number of the channels determined by the CSB signal.

[0114] In some embodiments, the initial data acquisition module 310 is further specifically configured to:

[0115] The beam direction factor is calculated by the following method:

[0116]

[0117] wherein, f1 and f2 respectively represent the beam direction factor in the x direction and the beam direction factor in the y direction, d x , d y respectively represent the spacing between adjacent antenna elements in the x direction and the spacing between adjacent antenna elements in the y direction, M represents the preset maximum phase shift state number, λ is the wavelength corresponding to the operating frequency band of the phased array antenna, θ, respectively represent the off-axis angle and the rotation angle of the phased array antenna.

[0118] The channel calibration module 320 is configured to calibrate each channel according to the initial calibration state value of each channel, and obtain the phase calibration state and the gain compensation state of each channel.

[0119] In some embodiments, the channel calibration module 320 is specifically configured to:

[0120] The obtaining the phase calibration state and the gain compensation state of each channel includes:

[0121] Through a multiplexer, according to the actual working conditions of each channel, select the corresponding phase calibration state of each channel from the pre-stored phase calibration states, and select the corresponding gain compensation state of each channel from the pre-stored gain compensation states.

[0122] A channel position determination module 330 is configured to determine the position coordinates of each channel according to the reference coordinates of each antenna element and the relative coordinates of each channel.

[0123] In some embodiments, the channel position determination module 330 is specifically configured to:

[0124] The reference coordinates of each antenna element respectively represent the relative position coordinates of the phased array chip with respect to each antenna element;

[0125] The relative coordinates of each channel respectively represent the position coordinates of each channel with respect to the phased array chip.

[0126] A phase state calculation module 340 is configured to calculate and round the phase state of each channel according to the position coordinates of each channel, the beam direction factor, and the phase calibration state of each channel.

[0127] In some embodiments, the phase state calculation module 340 is specifically configured to:

[0128] The calculation of the phase state of each channel according to the position coordinates of each channel, the beam direction factor, and the phase calibration state of each channel includes:

[0129] Phase_state(i,k) = i * f1 + k * f2 + PH_ADJ

[0130] where Phase_state(i,k) represents the phase state of the channel with position coordinates (i,k), i and k respectively represent the position of the channel in the x direction and the position of the channel in the y direction, and PH_ADJ is the phase calibration state of the channel.

[0131] A phase shift state acquisition module 350 is configured to find the phase shift state number of each channel in the phase shift memory according to the rounded phase state of each channel.

[0132] A gain change state acquisition module 360 is configured to find the gain change state number of each channel in the gain variable memory according to the gain compensation state of each channel.

[0133] In some embodiments, the gain change state acquisition module 360 is specifically configured to:

[0134] The gain change state number is equal to the sum of the gain compensation state of the channel and the preset initial gain state of the channel.

[0135] A beam configuration module 370 is configured to configure the corresponding phase shift state number and gain change state number for each channel to implement beam configuration.

[0136] In some embodiments, the apparatus 300 is specifically further configured to:

[0137] If it is necessary to configure the phase shift state number and gain change state number of each channel simultaneously, then while receiving the phase shift control frames of each sub-array, a command frame will also be received, and the phase shift state number and gain change state number of each channel will be configured simultaneously according to the command frame.

[0138] It can be understood that Figure 3 Each module / unit in the device 300 shown has the function of implementing each step in the method 100 provided by the embodiments of the present disclosure and can achieve its corresponding technical effects. For the sake of brevity, they will not be described in detail here.

[0139] Figure 4 The structure diagram of an exemplary electronic device capable of implementing the embodiments of the present disclosure is shown. The electronic device 400 is intended to represent various forms of digital computers, such as laptop computers, desktop computers, workstations, personal digital assistants, servers, blade servers, mainframe computers, and other suitable computers. The electronic device 400 can also represent various forms of mobile devices, such as personal digital processors, cellular phones, smart phones, wearable devices, and other similar computing devices. The components shown herein, their connections and relationships, and their functions are merely examples and are not intended to limit the implementation of the present disclosure described and / or claimed herein.

[0140] As Figure 4 As shown, the electronic device 400 includes a computing unit 401, which can execute various appropriate actions and processes according to the computer program stored in the read-only memory (ROM) 402 or the computer program loaded from the storage unit 408 into the random access memory (RAM) 403. In the RAM 403, various programs and data required for the operation of the electronic device 400 can also be stored. The computing unit 401, the ROM 402, and the RAM 403 are connected to each other through a bus 404. The I / O interface 405 is also connected to the bus 404.

[0141] Multiple components in the electronic device 400 are connected to the I / O interface 405, including: an input unit 406, such as a keyboard, a mouse, etc.; an output unit 407, such as various types of displays, speakers, etc.; a storage unit 408, such as a magnetic disk, an optical disc, etc.; and a communication unit 409, such as a network card, a modem, a wireless communication transceiver, etc. The communication unit 409 allows the electronic device 400 to exchange information / data with other devices through a computer network such as the Internet and / or various telecommunication networks.

[0142] The computing unit 401 may be various general-purpose and / or special-purpose processing components with processing and computing capabilities. Some examples of the computing unit 401 include, but are not limited to, a central processing unit (CPU), a graphics processing unit (GPU), various dedicated artificial intelligence (AI) computing chips, various computing units running machine learning model algorithms, a digital signal processor (DSP), and any suitable processor, controller, microcontroller, etc. The computing unit 401 executes the various methods and processes described above, such as method 100. For example, in some embodiments, method 100 may be implemented as a computer software program tangibly embodied in a machine-readable medium, such as the storage unit 408. In some embodiments, part or all of the computer program may be loaded and / or installed onto the electronic device 400 via the ROM 402 and / or the communication unit 409. When the computer program is loaded into the RAM 403 and executed by the computing unit 401, one or more steps of method 100 described above may be executed. Alternatively, in other embodiments, the computing unit 401 may be configured to execute method 100 in any other suitable manner (e.g., by means of firmware).

[0143] Various embodiments of the systems and techniques described above in this document may be implemented in digital electronic circuitry, integrated circuit systems, field-programmable gate arrays (FPGA), application-specific integrated circuits (ASIC), application-specific standard products (ASSP), system-on-a-chip (SOC), complex programmable logic devices (CPLD), computer hardware, firmware, software, and / or combinations thereof. These various embodiments may include: implemented in one or more computer programs that may be executed and / or interpreted on a programmable system including at least one programmable processor, which may be a special-purpose or general-purpose programmable processor that receives data and instructions from a storage system, at least one input device, and at least one output device, and transmits the data and instructions to the storage system, the at least one input device, and the at least one output device.

[0144] The program code for implementing the methods of the present disclosure may be written in any combination of one or more programming languages. These program codes may be provided to a processor or controller of a general-purpose computer, a special-purpose computer, or other programmable data processing device, such that when the program codes are executed by the processor or controller, the functions / operations specified in the flowchart and / or block diagram are implemented. The program code may be executed entirely on the machine, partially on the machine, as an independent software package partially on the machine and partially on a remote machine, or entirely on a remote machine or server.

[0145] In the context of the present disclosure, a machine-readable medium can be a tangible medium that can contain or store a program for use by or in connection with an instruction execution system, apparatus, or device. A machine-readable medium can be a machine-readable signal medium or a machine-readable storage medium. A machine-readable medium can include, but is not limited to, electronic, magnetic, optical, electromagnetic, infrared, or semiconductor systems, apparatus, or devices, or any suitable combination of the foregoing. More specific examples of a machine-readable storage medium would include an electrical connection based on one or more wires, a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.

[0146] It should be noted that the present disclosure also provides a non-transitory computer-readable storage medium storing computer instructions, wherein the computer instructions are used to cause a computer to execute method 100 and achieve the corresponding technical effects achieved by the method of the embodiments of the present disclosure. For the sake of concise description, details are not repeated herein.

[0147] To provide interaction with a user, the systems and techniques described herein can be implemented on a computer having: a display device for displaying information to the user; and a keyboard and a pointing device (e.g., a mouse or a trackball) through which the user can provide input to the computer. Other kinds of devices can also be used to provide interaction with the user; for example, the feedback provided to the user can be any form of sensory feedback (e.g., visual feedback, auditory feedback, or tactile feedback); and input from the user can be received in any form (including acoustic input, voice input, or tactile input).

[0148] The systems and techniques described herein can be implemented in a computing system including backend components (e.g., as a data server), or a computing system including middleware components (e.g., an application server), or a computing system including frontend components (e.g., a user computer having a graphical user interface or a web browser through which the user can interact with an implementation of the systems and techniques described herein), or a computing system including any combination of such backend components, middleware components, or frontend components. The components of the system can be interconnected to each other by any form or medium of digital data communication (e.g., a communication network). Examples of communication networks include: a local area network (LAN), a wide area network (WAN), and the Internet.

[0149] A computer system may include a client and a server. The client and the server are generally far from each other and usually interact via a communication network. The client-server relationship is generated by computer programs running on the respective computers and having a client-server relationship with each other. The server may be a cloud server, a server of a distributed system, or a server incorporating a blockchain.

[0150] It should be understood that various forms of the processes shown above can be used, with steps reordered, added, or deleted. For example, the steps described in this disclosure can be executed in parallel, sequentially, or in a different order, as long as the desired results of the technical solutions disclosed in this disclosure can be achieved, and this is not limited herein.

[0151] The above specific embodiments do not constitute a limitation on the protection scope of this disclosure. Those skilled in the art should understand that various modifications, combinations, sub-combinations, and substitutions can be made according to design requirements and other factors. Any modifications, equivalent substitutions, and improvements made within the spirit and principles of this disclosure shall be included within the protection scope of this disclosure.

Claims

1. A phased array fast phase shift control beam configuration method, applied to a phased array chip, characterized in that: The phased array chip integrates multiple channels and includes a phase shift memory and a gain variable memory, wherein one channel corresponds to one antenna unit, and the method includes: receiving a plurality of sub-array phase shift control frames in parallel and obtaining therefrom beam direction factors and calibration state initial values ​​of each channel; Calibrate each channel according to the initial value of the calibration state of each channel to obtain the phase calibration state and gain compensation state of each channel; Determine the position coordinates of each channel according to the reference coordinates of each antenna unit and the relative coordinates of each channel; According to the position coordinates of each channel, the beam direction factor and the phase calibration state of each channel, the phase state of each channel is calculated and rounded; According to the rounded phase state of each channel, the phase shift state number of each channel is searched in the phase shift memory; According to the gain compensation state of each channel, the gain change state number of each channel is searched in the gain variable memory; The corresponding phase shift state number and gain change state number are configured for each channel to realize beam configuration.

2. The method according to claim 1, characterized in that The subarray phase shift control frame includes: CSB signal, SCLK signal, SDI signal, SDO signal and LDB signal; among them, The CSB signal is used to determine the channel that needs to be calibrated; The SCLK signal is the clock signal of the phased array chip; The SDI signal includes a beam direction factor and a calibration state initial value of a channel determined by a CSB signal; The SDO signal is used to enable the phased array chip to receive the beam direction factor in the SDI signal and the calibration state initial value of the channel determined by the CSB signal; The LDB signal is used to configure the phase shift state number and gain change state number of the channel determined by the CSB signal.

3. The method according to claim 1, characterized in that The obtaining of the phase calibration state and gain compensation state of each channel includes: Through the multiplexer, the phase calibration state corresponding to each channel is selected from the pre-stored phase calibration states according to the actual working conditions of each channel, and the gain compensation state corresponding to each channel is selected from the pre-stored gain compensation states.

4. The method according to claim 1, characterized in that: The reference coordinates of each antenna unit respectively represent the relative position coordinates of the phased array chip relative to each antenna unit; The relative coordinates of each channel respectively represent the position coordinates of each channel relative to the phased array chip.

5. The method according to claim 1, characterized in that The beam direction factor is calculated as follows: Where f1 and f2 represent the beam direction factor in the x direction and the beam direction factor in the y direction respectively, and d x ,d y They represent the spacing between adjacent antenna units in the x direction and the spacing between adjacent antenna units in the y direction, M represents the preset maximum number of phase shift states, λ is the wavelength corresponding to the operating frequency band of the phased array antenna, θ, represent the off-axis angle and rotation angle of the phased array antenna respectively.

6. The method according to claim 5, characterized in that The calculating the phase state of each channel according to the position coordinates of each channel, the beam direction factor and the phase calibration state of each channel includes: Phase_state(i,k)=i*f1+k*f2+PH_ADJ Among them, Phase_state(i,k) represents the phase state of the channel with position coordinates (i,k), i and k represent the position of the channel in the x direction and the position of the channel in the y direction respectively, and PH_ADJ is the phase calibration state of the channel.

7. The method according to claim 1, characterized in that The gain change state number is equal to the sum of the gain compensation state of the channel and the preset initial gain state of the channel.

8. The method according to claim 1, characterized in that The method further comprises: If the phase shift state number and gain change state number of each channel need to be configured simultaneously, a command frame will be received while receiving each subarray phase shift control frame, and the phase shift state number and gain change state number of each channel are configured simultaneously according to the command frame.

9. A phased array fast phase shift control beam configuration device, characterized in that: include: An initial data acquisition module is used to receive multiple sub-array phase shift control frames in parallel and obtain the beam direction factor and the initial value of the calibration state of each channel therefrom; A channel calibration module is used to calibrate each channel according to the initial value of the calibration state of each channel, and obtain the phase calibration state and gain compensation state of each channel; A channel position determination module, used to determine the position coordinates of each channel according to the reference coordinates of each antenna unit and the relative coordinates of each channel; A phase state calculation module is used to calculate and round the phase state of each channel according to the position coordinates of each channel, the beam direction factor and the phase calibration state of each channel; A phase shift state acquisition module, used to search the phase shift state number of each channel in the phase shift memory according to the rounded phase state of each channel; A gain change state acquisition module is used to search the gain change state number of each channel in the gain variable memory according to the gain compensation state of each channel; The beam configuration module is used to configure the corresponding phase shift state number and gain change state number for each channel to achieve beam configuration.

10. An electronic device, characterized in that: include: at least one processor; as well as a memory communicatively connected to the at least one processor; wherein, The memory stores instructions that can be executed by the at least one processor, and the instructions are executed by the at least one processor to enable the at least one processor to perform the method of any one of claims 1 to 8.