Hot plug test board, hot plug test system, hot plug test method, hot plug test equipment and medium
By designing a hot-swap test board, using logic modules, signal switch switching units and power supply detection units to control NVME signals and power supplies, the problem of low hot-swap testing in the existing technology is solved, efficient and convenient testing is achieved, and testing accuracy and reliability of NVME hard disk functions are improved.
Patent Information
- Application Number
- CN202510198774.8
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2025-02-21
- Publication Date
- 2025-06-17
AI Technical Summary
The prior art is difficult to efficiently and conveniently conduct hot-swap testing of NVME hard disks in the server, resulting in a lack of effective detection of NVME hot-swap function in the server production process.
A hot-swap test board is designed, including a logic module, a signal switch switching unit and a power detection unit. These components control the transmission and power management of NVME signals to realize thermal removal and thermal addition testing of NVME hard disks.
It realizes efficient and convenient hot-swap testing of NVME hard disks without affecting the entire server structure and logic functions, improving testing efficiency and accuracy, and ensuring the normal reliability of the hot-swap function of NVME hard disks.
Smart Images

Figure CN120164516A_ABST
Abstract
Description
Technical Field
[0001] This application relates to the field of Internet big data, and particularly to a hot plug test board, a hot plug test system, a method, a device, and a medium. Background Art
[0002] With the rise of Internet big data and large model applications, the requirements of servers for data storage capacity, storage speed, and system operation speed are getting higher and higher, and the demand for NVME SSD (Non Volatile Memory Express Solid State Disk) hard disks is also increasing. In the AI (Artificial Intelligence) server system, with the explosive growth of the number of GPU (Graphics Processing Unit) modules and computing power, the demand for data storage has also gradually increased the number of NVME SSD configurations.
[0003] If an NVME hard disk fails or the storage space of the NVME hard disk is insufficient during the operation of the server, it is necessary for the operation and maintenance personnel to replace the faulty NVME hard disk or add an NVME hard disk in a timely manner, and the normal operation of the service cannot be affected. Therefore, it is necessary for the operation and maintenance personnel to perform online hot plugging on the NVME hard disk. Whether the hot plug function of the server's NVME SSD is stable and reliable must be fully tested to avoid abnormal NVME hot plug functions caused by wiring errors and software failures.
[0004] However, in the current production of server products in the factory production line, the hot plug function of NVME SSD is rarely effectively tested. On the one hand, the hot plug operation of NVME requires production line personnel to manually perform disk removal and disk insertion tests, which consumes a great deal of manpower. On the other hand, it cannot cooperate with the OS (Operating System) automated aging program, making this test default in most server production processes. Therefore, how to efficiently and conveniently implement the hot plug test of NVME hard disks is an urgent problem to be solved. Summary of the Invention
[0005] Based on the above technical problems, the embodiments of this application provide a hot plug test board, a hot plug test system, a method, a device, and a medium, aiming to efficiently and conveniently perform hot plug tests on NVME hard disks in servers.
[0006] The first aspect of the embodiments of this application provides a hot plug test board, including:
[0007] A logic module, a signal switch switching unit, and a power detection unit;
[0008] The logic module is connected to the signal switch unit, used to transmit NVME signals, and control the gating and cutting-off of the signal switch unit to achieve hot removal or hot addition of the NVME hard disk;
[0009] The signal switch unit responds to the control of the logic module to gate or cut off the NVME signal transmission to the NVME hard disk;
[0010] The power detection unit is connected to the NVME hard disk, used to detect whether the NVME hard disk is powered off normally after hot removal or whether the NVME hard disk is powered on normally after hot addition.
[0011] Optionally, the NVME signals include NVME low-speed signals and NVME high-speed signals; the logic module is connected to the signal switch unit, used to transmit NVME signals, and control the gating and cutting-off of the signal switch unit, including:
[0012] In the case of hot removal of the NVME hard disk, the logic module invalidates the NVME low-speed signal and controls the signal switch unit to cut off the transmission of the NVME high-speed signal;
[0013] In the case of hot addition of the NVME hard disk, the logic module makes the NVME low-speed signal valid and controls the signal switch unit to gate the transmission of the NVME high-speed signal.
[0014] Optionally, the hot-swap test board further includes:
[0015] A first connector group and a second connector group;
[0016] The first connector group is respectively connected to the logic module and the signal switch unit. The first connector group is used to receive the NVME signals, transmit the NVME high-speed signals to the signal switch unit, and transmit the NVME low-speed signals to the logic module;
[0017] The second connector group is respectively connected to the logic module and the signal switch unit. The second connector group receives the NVME high-speed signals from the signal switch unit, as well as receives the low-speed signals from the logic module, and transmits the received signals to the NVME hard disk.
[0018] Optionally, the signal switch unit includes multiple groups of single-pole double-throw switches;
[0019] The input end of the single-pole double-throw switch is connected to the first connector group, the first output end of the single-pole double-throw switch is connected to the second connector group, and the second output end of the single-pole double-throw switch is in a floating state.
[0020] Optionally, the hot-swap test board further includes:
[0021] A power supply connector and an instruction signal connector;
[0022] The power supply connector is connected to the logic module, the signal switch unit, and the power detection unit, and is used to receive voltage input and supply power to the logic module, the signal switch unit, and the power detection unit;
[0023] The instruction signal connector is connected to the logic module, and is used to receive the hot-swap test instruction of the NVMe hard disk from the baseboard management controller and send it to the logic module.
[0024] Optionally, the hot-swap test board further includes:
[0025] A contact switch;
[0026] The contact switch is used to provide the in-position state of the hot-swap test board to the baseboard management controller.
[0027] A second aspect of the embodiments of the present application provides a hot-swap test system, including:
[0028] A hot-swap test board, a central processing unit, and a baseboard management controller;
[0029] The hot-swap test board is respectively connected to the central processing unit and the baseboard management controller, and the hot-swap test board is the hot-swap test board described in the first aspect of the present application;
[0030] The central processing unit is connected to the baseboard management controller, and is used to obtain the in-position state of the hot-swap test board through the baseboard management controller, and send an NVMe hard disk hot-swap test instruction to the hot-swap test board, and the NVMe hard disk hot-swap test instruction is a hot-remove instruction or a hot-add instruction;
[0031] The baseboard management controller is used to feedback the in-position state of the hot-swap test board, and forward the NVMe hard disk hot-swap test instruction to the hot-swap test board.
[0032] A third aspect of the embodiments of the present application provides a hot-swap test method, which is applied to the hot-swap test system described in the second aspect of the embodiments of the present application, and the method includes:
[0033] The central processing unit obtains the presence status of the hot-plug test board through the baseboard management controller, and sends an NVMe hard disk hot-plug test instruction to the baseboard management controller according to the presence status. The NVMe hard disk hot-plug test instruction is a hot-remove instruction or a hot-add instruction;
[0034] The baseboard management controller forwards the NVMe hard disk hot-plug test instruction to the hot-plug test board;
[0035] The hot-plug test board performs a hot-plug test on the NVMe hard disk according to the NVMe hard disk hot-plug test instruction.
[0036] Optionally, when the NVMe hard disk hot-plug test instruction is a hot-remove instruction, the hot-plug test board performs a hot-plug test on the NVMe hard disk according to the NVMe hard disk hot-plug test instruction. The method includes:
[0037] The logic module of the hot-plug test board sets the NVMe low-speed signal to invalid and controls the signal switch switching unit to cut off the transmission of the NVMe high-speed signal, so that the status signal of the NVMe hard disk becomes invalid;
[0038] When it is detected that the status signal of the NVMe hard disk becomes invalid, inform the central processing unit of the NVMe hard disk removal information, so that the central processing unit unloads the relevant resources of the NVMe hard disk and stops powering the NVMe hard disk;
[0039] Detect whether the NVMe hard disk is powered off normally through the power detection unit and feedback the result to the baseboard management controller;
[0040] The central processing unit detects whether the NVMe hard disk is removed successfully and determines whether the NVMe hard disk stops power supply through the baseboard management controller.
[0041] Optionally, when the NVMe hard disk hot-plug test instruction is a hot-add instruction, the hot-plug test board performs a hot-plug test on the NVMe hard disk according to the NVMe hard disk hot-plug test instruction. The method includes:
[0042] The logic module of the hot-plug test board sets the NVMe low-speed signal to valid and controls the signal switch switching unit to select and transmit the NVMe high-speed signal, so that the status signal of the NVMe hard disk becomes valid;
[0043] When it is detected that the status signal of the NVME hard disk becomes valid, inform the central processing unit of the NVME hard disk addition information, so that the central processing unit installs the relevant resources of the NVME hard disk and starts powering on the NVME hard disk;
[0044] Detect whether the NVME hard disk is powered on normally through the power detection unit and feedback the result to the baseboard management controller;
[0045] The central processing unit detects whether the addition of the NVME hard disk is successful and determines whether the NVME hard disk starts to be powered on through the baseboard management controller.
[0046] A fourth aspect of the embodiments of the present application provides an electronic device, including: a memory, a processor, and a computer program stored on the memory and executable on the processor. When the computer program is executed by the processor, it implements the hot plug test method in the third aspect of the embodiments of the present application.
[0047] A fifth aspect of the embodiments of the present application provides a computer-readable storage medium, on which a computer program is stored. When the computer program is executed by a processor, it implements the hot plug test method in the third aspect of the embodiments of the present application.
[0048] A sixth aspect of the embodiments of the present application provides a computer program product, including computer programs / instructions. When the computer programs / instructions are executed by a processor, they implement the hot plug test method in the third aspect of the embodiments of the present application.
[0049] According to the hot plug test board proposed in the embodiments of the present application, on the basis of the original design of the server, the NVME hard disk to be tested is connected and installed into the server through the hot plug test board. The high-speed signal and the low-speed signal of the NVME hard disk are transmitted through the logic module and the signal switch unit respectively. And the logic module receives the instruction of the hot plug test, controls the signal switch unit to cut off or select the transmission of the high-speed signal, and sets the low-speed signal to invalid or valid. It is also possible to detect whether the NVME hard disk is powered off or on normally through the power detection unit. When the NVME hard disk to be tested is connected to the hot plug test board, different situations of hot removal and hot addition of the NVME hard disk are simulated to perform the hot plug test of the NVME hard disk.
[0050] In this application, a hot-plug test of the NVME hard disk is performed by connecting a hot-plug test board. Based on the overall structure of the server, the hot-plug test board is externally connected without affecting the overall structure and logical functions of the whole machine. It can not only normally forward various signals of the NVME hard disk, but also truly simulate the signal changes in the actual hot-plug usage scenario during the hot-plug test, making the test results closer to the real situation. Moreover, the hot-plug test method proposed in this application can be applied to the automated aging program of the server and can be directly added as one of the links in the server automated aging test, making the test process more efficient. And by using the logic module and the signal switch switching unit to control the NVME hard disk signal, it can achieve a way close to the actual physical hot-plug, but without causing mechanical wear to the device due to repeated plugging and unplugging, which is beneficial to improving product quality. Through the hot-plug test method proposed in this cost application, testers can directly test the hot-plug function of the NVME hard disk through the automated aging program without affecting the original overall structure of the server and the logic of the hardware and software. The whole process is efficient and convenient, ensuring the normal and reliable hot-plug function of the NVME hard disk, thereby improving the reliability of the overall quality of the server. BRIEF DESCRIPTION OF THE DRAWINGS
[0051] In order to more clearly illustrate the technical solutions of the embodiments of the present application, the following will briefly introduce the drawings required for the description of the embodiments of the present application. Obviously, the drawings in the following description are only some embodiments of the present application. For those of ordinary skill in the art, without creative efforts, other drawings can be obtained based on these drawings.
[0052] Figure 1 is a connection diagram of a software-controlled simulated hot-plug test proposed in an embodiment of the related art;
[0053] Figure 2 is a connection diagram of a hot-plug control module proposed in an embodiment of the related art;
[0054] Figure 3 is a schematic diagram of the main components of a hot-plug test board proposed in an embodiment of the present application;
[0055] Figure 4 is a schematic diagram of a hot-plug test board proposed in an embodiment of the present application;
[0056] Figure 5 is a schematic diagram of detecting the in-position state of the NVME hard disk proposed in an embodiment of the present application;
[0057] Figure 6 is a schematic diagram of the NVME hard disk management topology structure proposed in an embodiment of the related art;
[0058] Figure 7 It is a schematic diagram of a hot plug test system proposed in an embodiment of the present application;
[0059] Figure 8 It is a flowchart of the steps of a hot plug test method provided in an embodiment of the present application;
[0060] Figure 9 It is a schematic diagram of an electronic device shown in an embodiment of the present application. Detailed implementation manners
[0061] Next, the technical solutions in the embodiments of the present application will be clearly and completely described in conjunction with the accompanying drawings in the embodiments of the present application. Obviously, the described embodiments are part of the embodiments of the present application, rather than all the embodiments. Based on the embodiments in the present application, all other embodiments obtained by those of ordinary skill in the art without creative efforts shall fall within the protection scope of the present application.
[0062] In the drawings, sometimes for clarity, the sizes of the constituent elements, the thicknesses of the layers, or the regions may be exaggerated. Therefore, any implementation manner of the present disclosure is not necessarily limited to the sizes shown in the figures, and the shapes and sizes of the components in the figures do not reflect the true proportions. In addition, the drawings schematically show ideal examples, and any implementation manner of the present disclosure is not limited to the shapes or values shown in the drawings.
[0063] In the related art, in the production process of most servers, there is no convenient and efficient method for hot plug testing of NVMe hard disks. Some testing methods based on automated mechanical plugging and unplugging structures can be applied to the life reliability testing of hard disk connectors such as U.2, but they cannot combine the electrical devices of the entire server for functional verification of NVMe hard disk hot plug testing. Moreover, repeated physical plugging and unplugging are likely to affect the life of the server, and the automated mechanical structure requires a large device space and is not flexible enough to operate, making it impossible to achieve efficient hot plug testing of NVMe hard disks.
[0064] In another related art, in the production of some server products, a software control method is adopted, such as Figure 1 shown Figure 1It is a connection schematic diagram of software-controlled simulated hot plug test proposed in an embodiment of the related art. By operating the PCIE (PCI-Express, peripheral component interconnect express) standard configuration space of the NVME hard disk through the operation of the system, where the first bus is the PCIE bus and the central processing unit is the CPU, the PCIE between the CPU (Central Processing Unit) and the NVME hard disk repeatedly performs operations of creating a connection and disconnecting the connection to simulate the hot plug action of the NVME. However, this software simulation method lacks the cooperation of the out-of-band management module and only tests the link establishment reliability of the PCIE bus, without testing the hot plug function of the entire server. It has certain functional defects and cannot simulate the situations that may occur during the actual hot plug process of the NVME hard disk.
[0065] In another related technology, hot plug test is carried out by adding an additional hot plug control module to the backplane of the server, such as Figure 2 shown Figure 2 It is a connection schematic diagram of a hot plug control module proposed in an embodiment of the related art. This hot plug control module can simulate the hot plug action of the NVME hard disk and can control the start and stop of the test in combination with the BMC (Baseboard Management Controller). Among them, the second bus is the I2C (Inter-Integrated Circuit) bus, and the number of test times is counted to simulate the actual hot plug action. However, through this method, although the hot plug processing flow can be simulated, its actual execution logic is not exactly the same as the logic when the entire server is running normally, with relatively large changes, so that the test situation cannot fully represent the actual working conditions, and it cannot be combined with the existing automated aging program, and cannot efficiently perform the hot plug test of the NVME hard disk during the automated aging test.
[0066] Aiming at the deficiencies in the related technology, the invention designs a hot plug test board, as well as a hot plug test system and method. By installing the hot plug test board in the entire server, the hot plug function of the NVME can be effectively tested and verified without affecting the structure and logical function of the entire machine, and the problem of efficiently and conveniently realizing the hot plug test of the NVME hard disk during the server production process is solved. A hot plug test board proposed in this application is referred to Figure 3 , Figure 3 It is a schematic diagram of the main components of a hot plug test board proposed in an embodiment of this application. As Figure 3 shown, it includes:
[0067] A logic module, a signal switch unit, and a power detection unit;
[0068] The logic module is connected to the signal switch unit for transmitting NVME signals and controlling the gating and cutting-off of the signal switch unit to achieve hot removal or hot addition of the NVME hard disk;
[0069] The signal switch unit responds to the control of the logic module to gate or cut off the NVME signal transmission to the NVME hard disk;
[0070] The power detection unit is connected to the NVME hard disk for detecting whether the NVME hard disk is powered off normally after hot removal or whether the NVME hard disk is powered on normally after hot addition.
[0071] In the embodiment of the present application, the hot plug test board mainly includes three components: a logic module, a signal switch unit, and a power detection unit. The installation position of the hot plug test board is between the existing server backplane and the NVME hard disk. The NVME signal that was originally directly connected and transmitted to the NVME hard disk is transmitted to the NVME hard disk through the logic module and the signal switch unit in the hot plug test board. The logic module is also responsible for receiving the hot plug test instruction and sending a control signal to the signal switch unit to control the signal switch unit to perform gating or switching. In an optional embodiment, the logic module is a CPLD (Complex Programmable Logic Device), and the signal switch unit is a PCIE MUX (PCI-Express, Peripheral Component Interconnect Express Multiplexer). The power detection unit in the hot plug test board is connected to each NVME hard disk connected to the test board, and can detect the power supply status of the NVME hard disk. During the hot plug test process, it can be determined through the power detection unit whether the NVME hard disk is powered off normally after hot removal and whether the NVME hard disk is powered on normally after hot addition. Moreover, the power detection unit can also detect whether the hot plug test board is powered normally and whether each module in the hot plug test board is powered normally.
[0072] Specifically, the NVME signal includes an NVME low-speed signal and an NVME high-speed signal; the logic module is connected to the signal switch unit for transmitting NVME signals and controlling the gating and cutting-off of the signal switch unit. The hot plug test board further includes:
[0073] In the case of hot-removing the NVMe hard disk, the logic module invalidates the NVMe low-speed signal and controls the signal switch and switching unit to cut off the transmission of the NVMe high-speed signal;
[0074] In the case of hot-adding the NVMe hard disk, the logic module validates the NVMe low-speed signal and controls the signal switch and switching unit to select and enable the transmission of the NVMe high-speed signal.
[0075] In the embodiments of the present application, when the NVMe hard disk is normally connected to the server, the NVMe signal includes an NVMe low-speed signal, such as a BMC I2C management signal, an NVMe pcie reset signal, an NVMe present signal, an ifdet# signal, an active signal, etc., and also includes an NVMe high-speed signal, such as a PCIe signal, a 100M clock signal, etc. In the actual use process, the NVMe hard disk is connected to the server through a connector. During the hot plugging and unplugging process, since the lengths of the gold fingers in the connector are different, the connection and disconnection sequences of different signals during the hot plugging and unplugging process are different. The signals in the transmission channel with shorter gold fingers will be disconnected earlier, and the signals in the transmission channel with longer gold fingers will be disconnected later. Therefore, the NVMe signal needs to be divided according to the high-speed signal and the low-speed signal and controlled separately. In the present application, the NVMe high-speed signal is controlled by the signal switch and switching unit, and the low-speed signal is controlled by the logic module. Specifically, during the hot-removing process, when the logic module receives a hot-removing instruction, it sequentially invalidates the NVMe low-speed signals one by one, simulating the state where the NVMe hard disk is pulled out from the connector of the server during the actual hot-removing process, and each low-speed signal is disconnected in sequence according to the length of the gold finger. At the same time, the logic module also issues a control instruction to the signal switch and switching unit to cut off the transmission of the NVMe high-speed signal; conversely, during the hot-adding process, when the logic module receives a hot-adding instruction, it sequentially validates the NVMe low-speed signals one by one, simulating the state where the NVMe hard disk is inserted into the connector of the server during the actual hot-adding process, and each low-speed signal is connected in sequence according to the length of the gold finger. At the same time, the logic module also issues a control instruction to the signal switch and switching unit to select and enable the transmission of the NVMe high-speed signal.
[0076] Specifically, the hot plugging and unplugging test board further includes:
[0077] A first connector group and a second connector group;
[0078] The first connector group is respectively connected to the logic module and the signal switch unit. The first connector group is used to receive the NVME signal, transmit the NVME high-speed signal to the signal switch unit, and transmit the NVME low-speed signal to the logic module;
[0079] The second connector group is respectively connected to the logic module and the signal switch unit. The second connector group receives the NVME high-speed signal from the signal switch unit and the low-speed signal from the logic module, and transmits the received signals to the NVME hard disk.
[0080] In the embodiment of the present application, as Figure 4 shown, Figure 4 is a schematic diagram of a hot plug test board proposed in an embodiment of the present application. A hot plug test board is added in the middle of the position where the original NVME hard disk is connected to the backplane. The hot plug test board needs to establish a connection relationship between the server backplane and the NVME hard disk. Therefore, it also needs to include a first connector group and a second connector group. The first connector group is used to connect to the corresponding server backplane and is used to transmit the NVME signal between the server and each NVME hard disk. After the NVME signal of the server is transmitted to the hot plug test board through the first connector group, the first connector group transmits the NVME high-speed signal to the signal switch unit and the low-speed signal to the logic module. Similarly, on the other side of the hot plug test board, there is also a second connector group, which is connected to each NVME hard disk and is used to establish the transmission of the NVME signal between the hot plug test board and the NVME hard disk. Specifically, the NVME high-speed signal is transmitted from the signal switch unit to the NVME hard disk, and the NVME low-speed signal is transmitted from the logic module to the NVME hard disk.
[0081] Specifically, the signal switch unit includes multiple groups of single-pole double-throw switches;
[0082] The input end of the single-pole double-throw switch is connected to the first connector group, the first output end of the single-pole double-throw switch is connected to the second connector group, and the second output end of the single-pole double-throw switch is in a floating state.
[0083] In the embodiments of the present application, the signal switch switching unit includes multiple groups of single-pole double-throw switches, and each switch corresponds to an NVMe hard disk, which is used to control the gating and cutting off of the high-speed signal of the corresponding NVMe hard disk. The input end of the single-pole double-throw switch is connected to the connector corresponding to the first connector group for receiving the NVMe high-speed signal of the server, and the output end is divided into a first output end and a second output end. When the switch is connected to the first output end, the single-pole double-throw switch is connected to the second connector group to establish a transmission channel for the NVMe high-speed signal of the corresponding NVMe hard disk. When the switch is connected to the second output end, the single-pole double-throw switch is suspended, and the transmission of the high-speed NMVE signal between the corresponding NVMe hard disk and the server is cut off, simulating the situation of NVMe hard disk hot removal.
[0084] Specifically, the hot plug test board further includes:
[0085] A power supply connector and an instruction signal connector;
[0086] The power supply connector is connected to the logic module, the signal switch switching unit, and the power detection unit, and is used to receive voltage input and supply power to the logic module, the signal switch switching unit, and the power detection unit;
[0087] The instruction signal connector is connected to the logic module and is used to receive the hot plug test instruction of the NVMe hard disk from the baseboard management controller and send it to the logic module.
[0088] In the embodiments of the present application, in addition to the first connector group and the second connector group described above on the hot plug test board, there are also a power supply connector and an instruction signal connector connected to the server backplane. The power supply connector is used to receive the voltage input in the server backplane and transmit it to each module of the hot plug test board to realize the power supply to the logic module, the signal switch switching unit, and the power detection unit in the hot plug test board; the instruction signal connector is used to receive the instruction signal for hot plug test issued by the server CPU, and the instruction signal is sent to the logic module. The logic module invalidates or validates the low-speed signal therein according to the received instruction signal and controls the corresponding signal switch switching unit to cut off or gate.
[0089] Specifically, the hot plug test board further includes:
[0090] A contact switch;
[0091] The contact switch is used to provide the in-position state of the hot plug test board to the baseboard management controller.
[0092] In the embodiment of the present application, a contact switch is further provided on the hot-swap test board, and the contact switch corresponds to the contact switch provided in the server backplane. After the hot-swap test board is installed on the server backplane, the two corresponding contact switches are closed to contact, thereby sending an in-position signal of the hot-swap test board to the server, indicating that the hot-swap test board has been successfully connected to the server backplane. After the baseboard management controller in the server confirms that the hot-swap test board is in the in-position state, it determines that the hot-swap test of the NVMe hard disk can be performed, and then, according to the test requirements, sends specific instruction signals for the hot-swap test to the logic module in the hot-swap test board through the instruction signal connector described above.
[0093] Optionally, in an embodiment of the present application, a design for detecting the in-position state of an NVMe hard disk is shown. As Figure 5 shown, Figure 5 is a schematic diagram of a design for detecting the in-position state of an NVMe hard disk proposed in an embodiment of the present application. As shown in the figure, the central processing unit is connected to the routing chip through the third bus. The third bus can be an HP_I2C (hotplug Inter-Integrated Circuit) bus, and the routing chip can be an I2C switch chip. An analog chip with multiple GPIO (General-purpose input / output) ports is externally connected through the routing chip, which can be a 9555i2c GPIO expansion chip. The in-position signal of the NVMe hard disk is detected through the expansion chip, and when the in-position signal changes, it can inform the CPU ( Figure 5 the central processing unit in it), so that the CPU adds or removes corresponding resources according to the information of whether the NVMe hard disk is in position. In an optional embodiment, the logical simulation of 9555io can also be performed through the backplane logic unit, and the applicability can be increased through flexible configuration of the logical simulation.
[0094] In the present application, a hot-swap test system is further proposed, which includes:
[0095] a hot-swap test board, a central processing unit, and a baseboard management controller;
[0096] The hot-swap test board is respectively connected to the central processing unit and the baseboard management controller, and the hot-swap test board is any one of the hot-swap test boards in the above embodiments;
[0097] The central processing unit is connected to the baseboard management controller, and is configured to obtain the presence status of the hot plug test board through the baseboard management controller, and send an NVME hard disk hot plug test instruction to the hot plug test board, where the NVME hard disk hot plug test instruction is a hot removal instruction or a hot addition instruction;
[0098] The baseboard management controller is configured to feedback the presence status of the hot plug test board, and forward the NVME hard disk hot plug test instruction to the hot plug test board.
[0099] In the related art, the specific connection system for connecting NVME hard disks in a server is as Figure 6 shown Figure 6 FIG. 10 is a schematic diagram of an NVME hard disk management topology proposed in an embodiment of the related art. The central processing unit, i.e., the CPU, is disposed on the motherboard and is connected to the backplane logic unit in the backplane through a third bus, i.e., the HP_I2C bus, to obtain the status information of each NVME hard disk and transmit NVME low-speed signals, and establish high-speed signal transmission with each NVME hard disk through a first bus, i.e., the PCIE bus. The backplane logic unit is a CPLD (Complex Programmable Logic Device); the baseboard management controller obtains the slot information of each NVME hard disk through a routing chip and accesses the NVME hard disk, and performs a gating switch when the NVME hard disk is removed through a bus switch on the backplane.
[0100] In the embodiment of the present application, on the basis of the related art, a hot plug test board is added to the server, as Figure 7 shown Figure 7It is a schematic diagram of a hot plug test system proposed in an embodiment of the present application. Among them, the hot plug test board is connected to the server backplane through the various connectors described above, and is connected to multiple NVME hard disks through the second connector group, and is connected to the central processing unit through the first bus, that is, the PCIE bus, to obtain the high-speed signals sent by the central processing unit to each NVME hard disk. By connecting to the backplane logic unit, the low-speed signals sent to each NVME hard disk are obtained. To distinguish the CPLD set in the backplane from the CPLD used in the hot plug test board, the CPLD in the backplane is called the backplane logic unit here, and the CPLD in the hot plug test board is called the logic module. The baseboard management controller is installed on the baseboard management controller board. Through the presence signal in the contact switch, the baseboard management controller obtains the presence state of the hot plug test board and reports it to the central processing unit through the fourth bus. In an optional embodiment, the fourth bus can be an LPC (Low pin count) / eSPI (Enhanced Serial Peripheral Interface) bus. The central processing unit is installed on the server motherboard. The baseboard management controller can issue a hot plug test instruction to the hot plug test board according to the instruction of the central processing unit. An electronic fuse (efuse) is also provided on the processor backplane for power supply protection of the hot plug test board.
[0101] An embodiment of the present application also proposes a hot plug test method, as Figure 8 shown, Figure 8 It is a step flowchart of a hot plug test method provided in an embodiment of the present application. This method is applied to the hot plug test system in the embodiment of the present application, and includes steps S801 to S803:
[0102] Step S801: The central processing unit obtains the presence state of the hot plug test board through the baseboard management controller, and sends an NVME hard disk hot plug test instruction to the baseboard management controller according to the presence state. The NVME hard disk hot plug test instruction is a hot removal instruction or a hot addition instruction;
[0103] Step S802: The baseboard management controller forwards the NVME hard disk hot plug test instruction to the hot plug test board;
[0104] Step S803: The hot plug test board performs a hot plug test on the NVME hard disk according to the NVME hard disk hot plug test instruction.
[0105] In the embodiment of the present application, when the hot-swap test board is connected to the server and the presence signal generated by the presence switch is triggered, the central processing unit can obtain the presence status of the hot-swap test board through the baseboard management controller. When the hot-swap test board is present, the hot-swap test starts. First, it is necessary to issue instructions for the hot-swap test on the target NVMe hard disk to be tested, specifically, it can be hot-addition or hot-removal. Usually, in the production test stage of the server, the method of first performing hot-removal and then hot-addition is selected to complete the hot-swap test of the NVMe hard disk. Then, after the central processing unit issues the specific hot-swap test instructions, the baseboard management controller sends the hot-swap instructions to the logic module in the hot-swap test board through the instruction signal connector. The logic module can perform the corresponding hot-swap test according to the received hot-swap test instructions.
[0106] Combined with the above embodiments, in one implementation, the present application also provides a hot-swap test method. When the NVMe hard disk hot-swap test instruction is a hot-removal instruction, the hot-swap test board performs a hot-swap test on the NVMe hard disk according to the NVMe hard disk hot-swap test instruction, including:
[0107] First, the logic module of the hot-swap test board invalidates the NVMe low-speed signal and controls the signal switch switching unit to cut off the transmission of the NVMe high-speed signal, so that the status signal of the NVMe hard disk becomes invalid.
[0108] In the embodiment of the present application, after the logic module receives the hot-removal instruction, it will first invalidate the NVMe low-speed signal transmitted therein in sequence according to the actual hot-removal situation. For example, it will invalidate the ifdet# and present signals therein one after another. At the same time, the logic module will also issue a control instruction for hot-removal to the signal switch switching unit to control the single-pole double-throw switch corresponding to the target NVMe hard disk to switch it from the first output terminal to the second output terminal in the floating state, thereby cutting off the transmission of the NVMe high-speed signal of the target NVMe hard disk. After the central processing unit issues the hot-removal instruction, the backplane logic unit will also detect the status signal of the target NVMe hard disk. When the hot-swap test board completes the simulation of the disconnection of the NVMe high-speed signal and the NVMe low-speed signal during the hot-removal operation, the status of the target NVMe hard disk becomes invalid.
[0109] Then, when it is detected that the status signal of the NVMe hard disk becomes invalid, the NVMe hard disk removal information is notified to the central processing unit, so that the central processing unit unloads the relevant resources of the NVMe hard disk and stops powering the NVMe hard disk.
[0110] In an embodiment of the present application, when the backplane logic unit detects that the status signal of the target NVME hard disk becomes invalid, it will inform the central processing unit of the information that the target NVME hard disk has been removed. The central processing unit will then unload the resources related to the target NVME hard disk, and at the same time, stop power supply to the target NVME hard disk, and remove the option of the target NVME hard disk in the selection of the NVME hard disk by the bus switch.
[0111] Next, the power detection unit detects whether the NVME hard disk is powered off normally and feeds the result back to the baseboard management controller.
[0112] In an embodiment of the present application, after the central processing unit stops power supply to the target NVME hard disk, the power detection unit in the hot-swap test board will continue to detect the power supply status of the target NVME hard disk. And in the hot-removal test, when it detects that the target NVME hard disk has been powered off normally, it will also feed back the result of successful power-off to the baseboard management controller according to the instruction of the central processing unit.
[0113] Finally, the central processing unit detects whether the NVME hard disk has been successfully removed and determines whether the NVME hard disk has stopped power supply through the baseboard management controller.
[0114] In an embodiment of the present application, after the central processing unit completes the instruction of hot-removal, it will wait for a period of time for the subsequent hot-swap test board to complete the hot-removal operation of the target NVME hard disk, and then detect whether the NVME hard disk has been successfully removed. At the same time, it will also issue an instruction to the baseboard management controller to determine whether the target NVME hard disk has been in the state of removed and powered off. If the detection passes and the target NVME hard disk has stopped power supply, it proves that the target NVME hard disk has been successfully hot-removed.
[0115] Combined with the above embodiments, in one implementation manner, the present application also provides a hot-swap test method. When the NVME hard disk hot-swap test instruction is a hot-add instruction, the hot-swap test board performs a hot-swap test on the NVME hard disk according to the NVME hard disk hot-swap test instruction, including:
[0116] The logic module of the hot-swap test board sets the NVME low-speed signal to be valid and controls the signal switch unit to select and transmit the NVME high-speed signal, so that the status signal of the NVME hard disk becomes valid;
[0117] When it is detected that the status signal of the NVMe hard disk becomes valid, inform the central processing unit of the NVMe hard disk addition information, so that the central processing unit installs the relevant resources of the NVMe hard disk and starts to power on the NVMe hard disk;
[0118] Detect whether the NVMe hard disk is powered on normally through the power detection unit and feedback the result to the baseboard management controller;
[0119] The central processing unit detects whether the NVMe hard disk is added successfully and determines whether the NVMe hard disk starts to be powered on through the baseboard management controller.
[0120] In the embodiments of the present application, generally speaking, during the server testing process, usually the NVMe hard disk is first subjected to a hot removal test and then a hot addition test. The test process of the hot addition test is similar to the above-mentioned hot removal test process. First, according to the hot addition instruction issued by the central processing unit, the logic module of the hot plug test board sets the low-speed signal of the target NVMe hard disk to be valid, and the control signal switch unit selects the NMVE high-speed signal, so that the status of the target NVMe hard disk becomes valid; when the backplane logic unit detects that the status signal of the target NVMe hard disk becomes valid, it will inform the central processing unit of the information that the target NVMe hard disk has been added. The central processing unit will install the resources related to the target NVMe hard disk, and at the same time, it will also power on the target NVMe hard disk, and add an option for the target NVMe hard disk in the selection of the bus switch for the NVMe hard disk; at the same time, the power detection unit of the hot plug test board will also detect the power supply status of the target NVMe hard disk. After detecting normal power-on, it will feedback the result to the baseboard management controller; finally, after the central processing unit completes the hot addition instruction and waits for a period of time, it detects whether the target NVMe hard disk is added successfully, and will also issue an instruction to the baseboard management controller to determine that the target NVMe hard disk is in the powered-on state. If the detection passes and the target NVMe hard disk is powered on, it proves that the target NVMe hard disk has been hot added successfully.
[0121] Based on the same design concept, another embodiment of the present application provides a computer-readable storage medium, on which a computer program is stored. When the computer program is executed by a processor, it implements the steps in the hot plug test method described in any one of the above embodiments of the present application.
[0122] Based on the same design concept, another embodiment of the present application provides a computer program product, including computer programs / instructions. When the computer programs / instructions are executed by a processor, they implement the steps in the hot plug test method described in any one of the above embodiments of the present application.
[0123] Based on the same inventive concept, another embodiment of the present application provides an electronic device, such as Figure 9 shown. Figure 9 FIG. is a schematic diagram of an electronic device shown in an embodiment of the present application. The electronic device includes a memory, a processor, and a computer program stored on the memory and executable on the processor. When the processor executes, it implements the steps in the hot plug test method described in any of the above embodiments of the present application.
[0124] For the device embodiment, since it is basically similar to the method embodiment, the description is relatively simple. For the relevant parts, refer to the partial description of the method embodiment.
[0125] Each embodiment in this specification is described in a progressive manner. The key point of each embodiment is to illustrate the differences from other embodiments. For the same or similar parts among the embodiments, reference can be made to each other.
[0126] Those skilled in the art should understand that the embodiments of the present application can be provided as methods, devices, or computer program products. Therefore, the embodiments of the present application can take the form of completely hardware embodiments, completely software embodiments, or embodiments combining software and hardware aspects. Moreover, the embodiments of the present application can take the form of a computer program product implemented on one or more computer-usable storage media (including but not limited to disk memories, CD-ROMs, optical memories, etc.) containing computer-usable program code.
[0127] The embodiments of the present application are described with reference to the flowcharts and / or block diagrams of methods, terminal devices (systems), and computer program products according to the embodiments of the present application. It should be understood that each process and / or block in the flowchart and / or block diagram can be implemented by computer program instructions, and the combination of the processes and / or blocks in the flowchart and / or block diagram can also be implemented by computer program instructions. These computer program instructions can be provided to the processor of a general-purpose computer, a special-purpose computer, an embedded processor, or other programmable data processing terminal devices to generate a machine, so that the instructions executed by the processor of the computer or other programmable data processing terminal devices generate a device for implementing the functions specified in Figure 1 one process or multiple processes and / or blocks Figure 1 one block or multiple blocks.
[0128] These computer program instructions can also be stored in a computer-readable memory that can direct a computer or other programmable data processing terminal device to work in a specific manner, so that the instructions stored in the computer-readable memory generate a manufactured article including an instruction device, and the instruction device implements the functions specified in Figure 1 one process or multiple processes and / or blocks Figure 1 one block or multiple blocks.
[0129] These computer program instructions can also be loaded onto a computer or other programmable data processing terminal device, so that a series of operation steps are executed on the computer or other programmable terminal device to generate a computer-implemented process, and thus the instructions executed on the computer or other programmable terminal device provide steps for implementing the functions specified in one process Figure 1 one process or multiple processes and / or blocks Figure 1 or steps of the functions specified in multiple blocks.
[0130] Although the preferred embodiments of the embodiments of the present application have been described, those skilled in the art can make additional changes and modifications once they learn the basic creative concepts. Therefore, the appended claims are intended to be construed to include the preferred embodiments and all changes and modifications falling within the scope of the embodiments of the present application.
[0131] Finally, it should also be noted that in this article, relational terms such as first and second are only used to distinguish one entity or operation from another entity or operation, and do not necessarily require or imply any such actual relationship or order between these entities or operations. Moreover, the term "comprising", "including" or any other variant thereof is intended to cover non-exclusive inclusion, so that a process, method, article or terminal device comprising a series of elements includes not only those elements, but also other elements not expressly listed, or elements inherent to such process, method, article or terminal device. Without further limitation, an element defined by the statement "comprising an..." does not exclude the presence of additional identical elements in the process, method, article or terminal device comprising the element.
[0132] The above has introduced in detail a hot-swap test board, a hot-swap test system, a method, a device and a medium provided by the present application. Specific examples are used in this article to elaborate on the principle and implementation manner of the present application. The description of the above embodiments is only used to help understand the method and its core idea of the present application; at the same time, for those of ordinary skill in the art, according to the idea of the present application, there will be changes in the specific implementation manner and application scope. In summary, the content of this specification should not be construed as a limitation to the present application.
Claims
1. A hot-swap test board, characterized in that: include: Logic module, signal switch switching unit and power supply detection unit; The logic module is connected to the signal switch switching unit, and is used to transmit NVME signals and control the gating and cutting of the signal switch switching unit to achieve hot removal or hot addition of the NVME hard disk; The signal switch switching unit switches on or off the NVME signal transmission to the NVME hard disk in response to the control of the logic module; The power supply detection unit is connected to the NVME hard disk and is used to detect whether the NVME hard disk is powered off normally after hot removal or whether the NVME hard disk is powered on normally after hot addition.
2. The hot-swap test board according to claim 1, characterized in that: The NVME signal includes an NVME low-speed signal and an NVME high-speed signal; The logic module is connected to the signal switch switching unit, and is used to transmit the NVME signal and control the switching on and off of the signal switch switching unit, including: In the case where the NVME hard disk is hot-removed, the logic module sets the NVME low-speed signal to be invalid, and controls the signal switch unit to cut off the transmission of the NVME high-speed signal; In the case of hot adding the NVME hard disk, the logic module sets the NVME low-speed signal to be valid, and controls the signal switch unit to enable the transmission of the NVME high-speed signal.
3. The hot-swap test board according to claim 2, characterized in that: Also includes: a first connector group and a second connector group; The first connector group is connected to the logic module and the signal switch switching unit respectively, and the first connector group is used to receive the NVME signal, transmit the NVME high-speed signal to the signal switch switching unit, and transmit the NVME low-speed signal to the logic module; The second connector group is connected to the logic module and the signal switch switching unit respectively. The second connector group receives the NVME high-speed signal from the signal switch switching unit and receives the low-speed signal from the logic module, and transmits the received signal to the NVME hard disk.
4. The hot-swap test board according to claim 3, characterized in that: The signal switch switching unit includes multiple groups of single-pole double-throw switches; The input end of the single-pole double-throw switch is connected to the first connector group, the first output end of the single-pole double-throw switch is connected to the second connector group, and the second output end of the single-pole double-throw switch is placed in a suspended state.
5. The hot-swap test board according to claim 1, characterized in that: Also includes: Power supply connector, command signal connector; The power supply connector is connected to the logic module, the signal switch switching unit and the power detection unit, and is used to receive voltage input and supply power to the logic module, the signal switch switching unit and the power detection unit; The command signal connector is connected to the logic module and is used to receive a hot-swap test command for the NVME hard disk from a baseboard management controller and send the command to the logic module.
6. The hot-swap test board according to claim 1, characterized in that: Also includes: Contact switch; The contact switch is used to provide the baseboard management controller with the in-place status of the hot-swap test board.
7. A hot-swap test system, characterized in that: include: hot-swap test boards, central processing units, and baseboard management controllers; The hot-swap test board is connected to the central processing unit and the baseboard management controller respectively, and the hot-swap test board is the hot-swap test board according to any one of claims 1 to 6; The central processing unit is connected to the baseboard management controller, and is used to obtain the in-place status of the hot-swap test board through the baseboard management controller, and send an NVME hard disk hot-swap test instruction to the hot-swap test board, wherein the NVME hard disk hot-swap test instruction is a hot-remove instruction or a hot-add instruction; The baseboard management controller is used to feedback the in-place status of the hot-swap test board and forward the NVME hard disk hot-swap test instruction to the hot-swap test board.
8. A hot plug test method, characterized in that: The hot-swap test system according to claim 7 comprises: The central processing unit obtains the in-place status of the hot-swap test board through the baseboard management controller, and sends an NVME hard disk hot-swap test instruction to the baseboard management controller according to the in-place status, wherein the NVME hard disk hot-swap test instruction is a hot-remove instruction or a hot-add instruction; The baseboard management controller forwards the NVME hard disk hot plug test instruction to the hot plug test board; The hot-swap test board performs a hot-swap test on the NVME hard disk according to the NVME hard disk hot-swap test instruction.
9. The hot-swap test method according to claim 8, characterized in that: In the case where the NVME hard disk hot plug test instruction is a hot removal instruction, the hot plug test board performs a hot plug test on the NVME hard disk according to the NVME hard disk hot plug test instruction, including: The logic module of the hot-swap test board sets the NVME low-speed signal to invalid, and controls the signal switch switching unit to cut off the transmission of the NVME high-speed signal, so that the status signal of the NVME hard disk becomes invalid; When it is detected that the status signal of the NVME hard disk becomes invalid, the central processing unit is informed of the NVME hard disk removal information, so that the central processing unit uninstalls the relevant resources of the NVME hard disk and stops supplying power to the NVME hard disk; Detect whether the NVME hard disk is powered off normally by a power detection unit, and feed back the result to the baseboard management controller; The central processing unit detects whether the NVME hard disk is removed successfully, and determines whether the NVME hard disk stops supplying power through the baseboard management controller.
10. The hot-swap test method according to claim 8, characterized in that: In the case where the NVME hard disk hot-plug test instruction is a hot-add instruction, the hot-plug test board performs a hot-plug test on the NVME hard disk according to the NVME hard disk hot-plug test instruction, including: The logic module of the hot-swap test board sets the NVME low-speed signal to be valid, and controls the signal switch switching unit to select the transmission of the NVME high-speed signal, so that the status signal of the NVME hard disk becomes valid; When it is detected that the status signal of the NVME hard disk becomes valid, the central processing unit is informed of the NVME hard disk addition information, so that the central processing unit installs the relevant resources of the NVME hard disk and starts to supply power to the NVME hard disk; Detect whether the NVME hard disk is powered normally by a power detection unit, and feed the result back to the baseboard management controller; The central processing unit detects whether the NVME hard disk is added successfully, and determines whether the NVME hard disk starts to supply power through the baseboard management controller.
11. An electronic device comprising a memory, a processor, and a computer program stored in the memory and executable on the processor, characterized in that: When the computer program is executed by the processor, the hot-swap test method according to any one of claims 8 to 10 is implemented.
12. A computer-readable storage medium having a computer program stored thereon, characterized in that: When the computer program is executed by a processor, the hot-swap test method according to any one of claims 8 to 10 is implemented.
Citation Information
Cited By
Backboard testing device, method, system and equipment, storage medium and program product
CN120560924A
Backplane test apparatus, method, system, device, storage medium and program product
CN120560924B
Hot plug management board and hot plug method thereof
CN121255699A
Test board and test system for solid state disk
CN121459907A