Multi-point deviation discrimination algorithm for low-voltage direct-current current-limiting circuit break and current-limiting circuit break device

By integrating a microcontroller and a multi-point deviation discrimination algorithm into a low-voltage circuit breaker, and combining SiC MOSFET current-limiting devices and electromagnetic circuit breakers, the problem of slow response and insufficient intelligent judgment of existing circuit breakers when identifying and handling grounding faults in DC systems is solved. This enables fast and intelligent fault location and current-limiting interruption operations, and is suitable for DC systems in substations.

CN120978673APending Publication Date: 2025-11-18SUQIAN POWER SUPPLY COMPANY OF JIANGSU PROVINCE POWER +1
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202511117895.1
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-08-11
Publication Date
2025-11-18

AI Technical Summary

Technical Problem

Existing low-voltage DC circuit breakers have slow response speed and insufficient intelligent judgment capabilities when identifying and handling single-pole grounding, double-pole grounding or multi-point grounding faults in DC systems. They are difficult to meet the needs of modern power grids for rapid identification, intelligent judgment and linkage isolation, and lack the acquisition and fusion analysis of multi-point current and voltage signals.

Method used

A low-voltage circuit breaker based on a microcontroller is adopted, which combines current detection, voltage monitoring, intelligent judgment and data communication. Through a multi-point deviation discrimination algorithm, voltage and current signals are collected in real time. The threshold is dynamically adjusted using an artificial bee colony optimization algorithm to realize fault identification, linkage response and networked monitoring. SiC MOSFET current limiting devices and electromagnetic circuit breakers are used for rapid current limiting or interruption operations.

Benefits of technology

It enables rapid identification and accurate location of grounding faults in DC systems, possesses high-speed response and intelligent decision-making capabilities, reduces location errors and response lag, supports distributed intelligent detection networks, replaces traditional circuit breakers, and saves system costs.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN120978673A_ABST
    Figure CN120978673A_ABST
Patent Text Reader

Abstract

The invention discloses a multi-point deviation discrimination algorithm for low-voltage direct-current current-limiting circuit break and a current-limiting circuit break device, and the algorithm comprises the steps: S1, collecting voltage and current signals through a voltage collection device and a current collection device respectively, and transmitting the data to an algorithm module; s2, performing moving average processing on the voltage and current signals of each channel by using a multi-point deviation discrimination algorithm, calculating a deviation value between a current value and a historical mean value, comparing the deviation value with an adaptive threshold value, and judging whether each channel is abnormal or not; s3, running a multi-point deviation discrimination algorithm through the single-chip microcomputer, and executing a control strategy according to an output result of the single-chip microcomputer; the control strategy comprises the step of judging a fault type and a fault level after an abnormal branch is detected; s4, a current limiting device and an electromagnetic circuit breaker in the execution control module are utilized to respond to the current limiting signal or the current cutoff signal respectively, and corresponding actions are completed; and S5, uploading the data to a remote monitoring system through a communication module to realize fault visualization and positioning management.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The application relates to a low-voltage direct-current current-limiting and breaking multi-point deviation discrimination algorithm and a low-voltage direct-current current-limiting and breaking device, and is suitable for detecting and quickly disposing a grounding fault of a substation direct-current system. BACKGROUND

[0002] With the increasing expansion of a power system, especially a direct-current power supply system, a grounding fault has become an important factor threatening the safe and stable operation of the power supply system. Existing low-voltage direct-current breakers mainly focus on overload or short-circuit protection, and generally lack the ability of quickly identifying and intelligently disposing single-pole grounding, double-pole grounding or multi-point grounding in a direct-current system.

[0003] On the other hand, traditional breakers have deficiencies in action delay, response rate, intelligent judgment ability and the like, and are difficult to meet the comprehensive requirements of modern power grids for 'quick identification, intelligent judgment and linkage isolation'. At the same time, the breakers lack multi-point collection and fusion analysis of on-site current and voltage signals, resulting in large positioning error and response lag.

[0004] Therefore, it is urgent to develop a breaker system with the functions of fault identification, current-limiting control and breaking removal, and supporting high-speed response and intelligent decision-making, to meet the requirements of modern direct-current power distribution scenarios. SUMMARY

[0005] In order to overcome the above-mentioned deficiencies of the prior art, the application provides a high-speed low-voltage breaker integrating current-limiting and breaking functions. The breaker is controlled based on a single-chip microcomputer, integrates current detection, voltage monitoring, intelligent judgment, fast control and data communication, and realizes identification, linkage response and networked monitoring of a grounding fault. The technical scheme adopted by the application is as follows:

[0006] S1, voltage and current signals of multiple branches in a direct-current system are collected by a voltage collection device and a current collection device respectively, and sampling data are sent to an algorithm module;

[0007] S2, a multi-point deviation discrimination algorithm is used to perform sliding average processing on the voltage and current signals of each channel, calculate the deviation amount of the current value and the historical average value, and compare the deviation amount with an adaptive threshold value to determine whether each channel has an abnormality;

[0008] S3, the single-chip microcomputer runs the multi-point deviation discrimination algorithm, and executes a control strategy according to the output result of the algorithm; the control strategy includes: after detecting an abnormal branch, the type and level of the fault are judged; if the deviation amplitude is small, a current-limiting PWM signal is output; if the deviation is serious or there are multiple abnormalities, a breaking operation is performed on the control execution circuit;

[0009] S4, using the current limiting device and electromagnetic circuit breaker in the execution control module, respectively responding to the current limiting signal or the breaking signal output by the microcontroller module, to complete the corresponding action;

[0010] S5, uploading the abnormality identification result, branch number and voltage and current data to the remote monitoring system through the communication module to realize fault visualization and positioning management.

[0011] Specifically, in S1, the voltage acquisition device includes a high-voltage voltage divider resistor group, a transient voltage suppression tube and a filter capacitor; in the voltage acquisition device, the output end of the high-voltage voltage divider resistor group is connected in parallel with the transient voltage suppression tube and grounded, and a filter capacitor is connected in parallel to suppress high-frequency interference; the current acquisition uses a Hall current sensor, the range of the Hall current sensor is ±20A, and the response time is less than 5μs; the collected voltage signal and current signal are input into the algorithm module respectively.

[0012] Specifically, in S2, the acquired voltage and current signals are calculated by a multi-point deviation discrimination algorithm, the calculation method is to calculate the current deviation △I[i] and the voltage deviation △V[i] for each channel, and to satisfy one of the following judgment conditions, that is, to consider that the i channel is abnormal:

[0013] △I[i]=|I[i]-μ I [i]|>T I [i]

[0014] △V[i]=|V[i]-μ V [i]|>T V [i]

[0015] Where T I [i] and T V [i] are adaptive thresholds, μ I [i] and μ V [i] are historical mean values.

[0016] The adaptive threshold is obtained by the following method:

[0017] T I [i]=k1·σ I [i],T V [i]=k2·σ V [i]

[0018] Where σ I [i] and σ V [i] are historical standard deviations, and k1 and k2 are optimization coefficients with a value range of [1.5-3].

[0019] The multi-point deviation discrimination algorithm further comprises an artificial bee colony optimization algorithm, which is used to dynamically adjust parameters k1 and k2 so that the fault judgment accuracy is optimal; the Levy flight strategy is added to the employment stage of the original artificial bee colony, which can enhance the global exploration ability of the algorithm and avoid falling into local optimum.

[0020] The Levy flight can help the algorithm jump out of the local optimal region through the random walk of long and short steps, and is particularly suitable for multi-modal optimization problems. The improved employment stage formula is:

[0021] v ij =x ij +Levy(β)·(x ij -x kj )

[0022]

[0023] Wherein σ v =1(β=1.5),x ij is the current honey source; x kj is another honey source selected at random, v ij is the position of the current optimal honey source.

[0024] The optimization process of the artificial bee colony optimization algorithm for dynamically adjusting parameters, and the target function of the optimization is the missed judgment rate + the misjudgment rate, that is, the real fault is not identified + the normal condition is misjudged as a fault, and the smaller the target function value is, the more accurate the optimal threshold combination is.

[0025] The single-chip microcomputer judges the fault type according to the following rules:

[0026] When the single-pole voltage drops and is accompanied by a current difference exceeding a preset threshold, it is determined to be single-pole grounding;

[0027] When the positive and negative pole voltages drop at the same time, and the current difference appears in multiple branches, it is determined to be bipolar grounding;

[0028] When multiple voltage points and current points appear abnormal at the same time, it is determined to be multi-point grounding.

[0029] Specifically, in S3, the single-chip microcomputer is used for algorithm processing module control, each interface is traversed through sliding processing, the average voltage, current, branch current difference and voltage fluctuation rate of each path are detected, and all data are subjected to sliding average filtering to eliminate interference, whether each interface is faulty is judged, the fault level is divided into three categories: record, current limiting and current interruption, and corresponding control actions are performed according to the fault level, specifically:

[0030] S31. Record:

[0031] When the △ current, voltage value is less than 50% threshold T, record + detection indicates slight fluctuation or early signs of failure;

[0032] S32. Current limiting:

[0033] When the △ current, voltage value is less than 1 and greater than or equal to threshold T, use PWM current limiting control to indicate moderate overload or single point failure;

[0034] S33. Breaking:

[0035] When the △ current, voltage value is greater than or equal to 2 times threshold T, immediately break the flow to indicate a serious multiple point failure, short circuit or arc emergency.

[0036] In S4, the command of the single-chip microcomputer is received to perform the corresponding action, the current limiting device is SiC MOSFET, the driving chip is integrated on the SiC MOSFET, the response time of the SiC MOSFET is less than 1ms, the current limiting device is connected in series at the output end of each branch, the command of the single-chip microcomputer is received and the corresponding action is performed, the driving chip of the SiC MOSFET provides 10A peak value driving to ensure fast switching; The electromagnetic circuit breaker adopts a DC circuit breaker with auxiliary contact, the auxiliary contact is used to feed back the breaking state to the single-chip microcomputer, and the action time of the electromagnetic circuit breaker is less than 5ms.

[0037] In the current limiting and breaking execution path, a manual mechanical isolation switch is reserved, which can be switched to manual disconnection through a local button in an emergency.

[0038] In S5, the results processed by the single-chip microcomputer are sent to the programmable controller (PLC) through the CAN communication module. Further, the programmable controller (PLC) is sent to the host computer. That is, after the fault occurs, the abnormal branch is automatically located, the number of the abnormal sampling channel is marked and the circuit topology relationship is realized to accurately identify the connection point or the abnormal point, and the positioning result is uploaded to the PLC platform through CAN communication and then uploaded to the TP1900 through RS485 and displayed.

[0039] The low-voltage DC current limiting and breaking device has a single-chip microcomputer, a voltage acquisition device, a current acquisition device, an execution control module and a communication module; wherein the single-chip microcomputer is connected with the voltage acquisition device, the current acquisition device, the execution control module and the communication module respectively.

[0040] The execution control module has a current limiting device, an electromagnetic circuit breaker and an arc extinguishing device; the current limiting device of the SiC MOSFET can be connected in series as a high-speed electronic switch in the branch, and the PWM signal of the microcontroller module is used to realize current limiting; The electromagnetic release built in the electromagnetic circuit breaker is used as a torque execution component, which mechanically breaks the circuit under the breaking instruction; The arc extinguishing device is connected in parallel with the circuit breaker contact to suppress the breaking arc.

[0041] Wherein the high-speed electronic switch is driven by the output PWM control signal, and the current breaking or limiting operation is completed within 5ms after detecting the fault.

[0042] The present application has the following beneficial effects:

[0043] Real-time sampling can be performed, and fault trend prediction and intelligent current limiting strategy selection can be performed, and then the circuit breaking strategy linkage trigger is triggered.

[0044] The single-chip microcomputer communicates with the voltage and current module through an external ADC interface, samples the voltage and current, and has a CAN communication function, and realizes uploading of fault information to a substation host computer monitoring system.

[0045] The circuit breaker assembly integrates current detection and voltage detection, has environmental self-adaptation capability, and can dynamically adjust the judgment threshold under different resistance loads and different transition resistance conditions.

[0046] The circuit breaker assembly has online upgrading and fault self-diagnosis functions, and fault data can be stored in the built-in Flash of the single-chip microcomputer for subsequent analysis.

[0047] The circuit breaker device is installed in a primary or secondary line of a substation DC system, a distributed intelligent detection network is constructed by setting multiple monitoring points, and is suitable for rapid positioning of single-pole, double-pole and multi-point grounding.

[0048] Various grounding fault types can be quickly identified, the fault branch can be accurately located, the response time is fast, the protection action is timely, the networking and edge intelligent discrimination capability are possessed, the traditional circuit breaker and single current limiter can be replaced, and the system cost is saved. BRIEF DESCRIPTION OF DRAWINGS

[0049] In order to make the content of the present application more easily and clearly understood, the present application will be further described in detail below according to specific embodiments of the present application and in conjunction with the drawings, wherein:

[0050] Figure 1 is a flowchart of the present application;

[0051] Figure 2 is a whole flowchart in embodiment 1 of the present application;

[0052] Figure 3 is a flowchart of optimization of k1 and k2 by LABC;

[0053] Figure 4 is a control structure diagram of the circuit breaker execution unit. DETAILED DESCRIPTION

[0054] The application will be further described below in connection with the drawings and specific embodiments so that those skilled in the art can better understand the application and implement it, but the embodiments are not limiting to the application.

[0055] Embodiment 1

[0056] The devices used in the embodiment include: a high-voltage voltage dividing resistor group, SMBJ15CA, ACS723, STM32L431RCT6, SiC MOSFET, an electromagnetic release, S7-1200, and TP1900.

[0057] Figure 2 The figure is a flow chart of a preferred embodiment of the low-voltage DC current-limiting circuit multi-point deviation discrimination algorithm and current-limiting circuit device provided by the application.

[0058] The low-voltage DC current-limiting circuit multi-point deviation discrimination algorithm and current-limiting circuit device comprises:

[0059] S1. In the DC system multi-branch monitoring, voltage sampling is protected by a high-voltage voltage dividing resistor group (100kΩ:10kΩ±0.1%) and a TVS diode SMBJ15CA, and current detection uses a Hall sensor ACS723-20A (linearity ±1%), and sampling data is sent to an algorithm module for processing;

[0060] S2. A multi-point deviation discrimination algorithm is used to perform sliding average processing on the voltage and current signals of each channel, calculate the deviation amount of the current value and the historical average value, and compare it with the adaptive threshold value to determine whether there is an abnormality in each channel;

[0061] S3. An STM32L431RCT6 type single-chip microcomputer is used to run the algorithm module and execute a control strategy according to the output result thereof, which includes: after detecting an abnormal branch, judging the fault type and fault level; if the deviation amplitude is small, outputting a current-limiting PWM signal; if the deviation is serious or there are multiple abnormalities, controlling the execution circuit to perform a current-breaking operation;

[0062] S4. The execution control module includes a MOS current-limiting device and an electromagnetic circuit execution mechanism, which respectively respond to the current-limiting signal or the current-breaking signal output by the microcontroller module to complete the corresponding actions;

[0063] S5. The communication module is used to upload the abnormality recognition result, branch number, and voltage and current data to a remote monitoring system to realize fault visualization and positioning management.

[0064] In this embodiment, the system is provided with 4-8 DC branch signal acquisition channels (which can be expanded to 16 or more according to the device level), which respectively acquire the voltage and current signals of each branch. In step 1, the voltage and current signals are acquired by using voltage acquisition equipment and current acquisition equipment. The voltage acquisition equipment uses a high-voltage voltage dividing resistor group to ensure high input impedance and low leakage current. TVS diodes are connected in parallel at the voltage dividing point for surge suppression; the filter capacitor is configured in series and parallel with 0.1 μF+10 nF to achieve wideband filtering. The sampling frequency can be set to 1 kHz-10 kHz, which can be dynamically adjusted according to the system response requirements; the current acquisition equipment uses a Hall-type current sensor ACS723-20A, and the output voltage is proportional to the measured current. The sensor output end is also equipped with an RC filter network to filter out high-frequency interference; a 12-bit or 16-bit SAR-type ADC is selected to sample the filtered signal. The ADC sampling period is 100 μs-1 ms, which can be set to scan mode or injection mode as needed, supporting multi-channel alternating acquisition; before entering the algorithm judgment, the raw sampling data is first processed by noise removal interpolation, missing value processing and calibration coefficient correction. A sliding window FIR filter is used for primary filtering to suppress power frequency and switching interference. The acquired voltage and current signals are input into the algorithm module.

[0065] In step 2, the multiple acquired voltage and current signals are calculated by the multi-point deviation discrimination algorithm, and the algorithm module calculates the current deviation ΔI[i] and the voltage deviation ΔV[i] for each channel, and satisfies one of the following judgment conditions to consider that the i-th channel is abnormal:

[0066] ΔI[i]=|I[i]-μ I [i]|>T I [i]

[0067] ΔV[i]=|V[i]-μ V [i]|>T V [i]

[0068] Where T I [i] and T V [i] are adaptive thresholds, μ I [i] and μ V [i] are historical mean values.

[0069] The adaptive threshold is obtained by the following method:

[0070] T I [i]=k1·σ I [i],T V [i]=k2·σ V [i]

[0071] Where σ I [i] and σ V[i] is the historical standard deviation, k1, k2 are optimization coefficient value range [1.5~3].

[0072] The algorithm module also integrates an improved artificial bee colony optimization algorithm for dynamically adjusting parameters k1 and k2 to make the fault judgment accuracy optimal as shown in Figure 3 The Levy flight strategy is added to the employment stage of the original artificial bee colony to enhance the global exploration ability of the algorithm and avoid falling into local optimization. The Levy flight can help the algorithm jump out of the local optimal region through the random walk of long and short steps, and is particularly suitable for multimodal optimization problems. The improved employment stage formula is:

[0073] v ij = x ij + Levy(beta) * (x ij -x kj )

[0074]

[0075]

[0076] wherein sigma v = 1 (beta = 1.5), x ij is the current honey source; x kj is another honey source selected at random, v ij is the position of the current optimal honey source.

[0077] The optimization process of the algorithm for dynamically adjusting parameters is characterized in that the target function of the optimization is the missed judgment rate + the misjudgment rate, that is, the true fault is not identified + the normal condition is misjudged as a fault, and the smaller the target function value, the more accurate the optimal threshold combination.

[0078] In step 3, an STM32L431TCT6 single-chip microcomputer is used, which has a maximum frequency of 80MHz, with 256KB Flash, 64KB RAM, and a built-in 4-channel 12-bit ADC, meeting the requirements of multi-channel high-speed sampling and algorithm operation. FreeRTOS is enabled to realize the priority scheduling of sampling, algorithm and communication tasks. According to the results obtained by the algorithm, current limiting and flow interruption control are performed.

[0079] S11. Record: When the current and voltage values are less than 50% of the threshold T, record + detect to indicate slight fluctuations or early signs of failure;

[0080] S22. Current limiting: When the current and voltage values are less than 1 and greater than or equal to the threshold T, use PWM current limiting control to indicate moderate overload or single-point failure;

[0081] S33. Breaking: When the current, voltage value is greater than or equal to 2 times the threshold T, immediately breaking indicates a serious multi-point fault or short circuit, arc and other emergency situations;

[0082] In step 4, the MOSFET current limiting device uses SiC MOSFET, response time <1ms, is connected in series at the output end of each branch to receive the command of the single-chip microcomputer to perform the corresponding action, and the driving chip provides 10A peak driving to ensure fast switching; the electromagnetic circuit breaker (action time <5ms) adopts a DC circuit breaker with auxiliary contact, and the auxiliary contact is used to feed back the breaking state to the single-chip microcomputer; in the current limiting and breaking execution path, a manual mechanical disconnecting switch is reserved, which can be switched to manual opening through a local button in an emergency situation, such as Figure 4

[0083] In step 5, the main communication interface adopts CAN bus (ISO 11898-1) with a baud rate of 125kbps~1Mbps to upload the abnormality identification result (channel number, deviation, fault level) to the PLC for displaying the result on the TP1900.​

Claims

1. A low voltage DC current limited break multi-point deviation discrimination algorithm, characterized in that, The method comprises the following steps: S1, collecting voltage and current signals of multiple branches in a DC system through voltage and current acquisition devices respectively, and sending the sampling data to an algorithm module; S2, using a multi-point deviation discrimination algorithm to perform sliding average processing on the voltage and current signals of each channel, calculating the deviation of the current value and the historical average, and comparing it with the adaptive threshold to determine whether there is an abnormality in each channel; S3, running the multi-point deviation discrimination algorithm through a single-chip microcomputer, and executing a control strategy according to the output result; the control strategy includes: after detecting an abnormal branch, judging the fault type and fault level; if the deviation amplitude is small, outputting a current limiting PWM signal; if the deviation is serious or there are multiple abnormalities, controlling the execution circuit to perform a breaking operation; S4, using the current limiting device and the electromagnetic circuit breaker in the execution control module to respond to the current limiting signal or the breaking signal output by the microcontroller module respectively, and completing the corresponding action; S5, uploading the abnormality recognition result, branch number and voltage and current data to a remote monitoring system through a communication module to realize fault visualization and positioning management.

2. The multi-point deviation discrimination algorithm for low-voltage DC current limiting and breaking according to claim 1, wherein the voltage and current acquisition module in step S1 is as follows: The voltage acquisition device comprises a high-voltage voltage dividing resistor group, a transient voltage suppression tube and a filter capacitor; in the voltage acquisition device, the output end of the high-voltage voltage dividing resistor group is connected in parallel with the transient voltage suppression tube and grounded, and a filter capacitor is connected in parallel to suppress high-frequency interference; The current acquisition uses a Hall current sensor, the range of the Hall current sensor is ±20A, and the response time is less than 5μs; the collected voltage signal and current signal are input into the algorithm module.

3. The multi-point deviation discrimination algorithm for low-voltage DC current limiting and breaking according to claim 1, wherein in S2, the acquired voltage and current signals are calculated by the multi-point deviation discrimination algorithm, and the calculation method is to calculate the current deviation ΔI[i] and the voltage deviation ΔV[i] for each channel, and to satisfy one of the following judgment conditions, that is, to consider that the i-th channel is abnormal:

4. The multi-point deviation discrimination algorithm for low-voltage DC current limiting and breaking according to claim 3, wherein the adaptive threshold is obtained by the following method: The multi-point deviation discrimination algorithm further comprises an artificial bee colony optimization algorithm for dynamically adjusting parameters k1 and k2 to make the fault judgment accuracy optimal; the employment stage of the original artificial bee colony is added with a Levy flight strategy, which can enhance the global exploration ability of the algorithm and avoid falling into a local optimum; ΔI[i] = |I[i] - μ I [i]| > T I [i] AV[i] = |V[i] - μ V [i]| > T V [i] where T I [i] and T V [i] is an adaptive threshold, μ I [i] and μ V [i] is a historical mean. The Levy flight helps the algorithm to jump out of the local optimal region through the random walk of long and short steps, and the employment stage formula is: The optimization process of the artificial bee colony optimization algorithm for dynamically adjusting parameters, the target function of the optimization is the sum of the missed judgment rate and the misjudgment rate, that is, the true fault is not recognized and the normal condition is misjudged as a fault, and the smaller the target function value is, the more accurate the optimal threshold combination is. T I [i] = k1 · σ I [i], T V [i] = k2 · σ V [i] where σ I [i] and σ V [i] are the historical standard deviation, and k1, k2 are optimization coefficient values in the range [1.5-3].

5. The low voltage DC current limited break multi-point deviation discrimination algorithm of claim 4, wherein, 6. The multi-point deviation discrimination algorithm for low-voltage DC current limiting and breaking according to claim 1, wherein the single-chip microcomputer judges the fault type according to the following rules: ​ v ij = x ij + Levy(β) · (x ij - x kj ) where σ v = 1 (β = 1.5), x ij is the current food source; x kj is another food source chosen randomly, v ij is the position of the current best food source. ​ ​ ​ When the single-pole voltage drops and the current difference exceeds the preset threshold, it is determined that the single-pole is grounded; When the positive and negative pole voltages drop simultaneously and the current difference appears in multiple branches, it is determined that the double-pole is grounded; When multiple voltage points and current points appear abnormal simultaneously, it is determined that the multi-point is grounded.

7. The low-voltage DC current-limiting and circuit-breaking multi-point deviation discrimination algorithm according to claim 1, wherein, In S3, the algorithm processing module is controlled by using a single-chip microcomputer, each interface is traversed through sliding processing, the average voltage, current, branch current difference and voltage fluctuation rate of each path are detected, all data are filtered by using sliding average filtering to eliminate interference, it is judged whether each interface is faulty, the fault level is divided into three categories: record, current limiting and current breaking, and corresponding control actions are performed according to the fault level.

8. The low voltage DC current limited break multi-point deviation discrimination algorithm of claim 7, wherein, The corresponding control actions of the fault level are: S31. Record: When the Δ current and voltage value is less than 50% threshold T, record + detection indicates slight fluctuation or early fault sign; S32. Current limiting: When the Δ current and voltage value is less than 1 and greater than or equal to threshold T, PWM current limiting control is used to indicate moderate overload or single-point fault; S33. Current breaking: When the Δ current and voltage value is greater than or equal to 2 times threshold T, immediately break the current to indicate serious multi-point fault, short circuit or arc emergency.

9. The low voltage DC current limited break multi-point deviation discrimination algorithm of claim 1, wherein, In S4, the corresponding actions are performed by receiving the command of the single-chip microcomputer, the current limiting device is SiC MOSFET, the SiC MOSFET is integrated with a driving chip, the response time of the SiC MOSFET is less than 1ms, the current limiting device is connected in series at the output end of each branch, the command of the single-chip microcomputer is received and the corresponding action is performed, the driving chip of the SiC MOSFET provides 10A peak driving to ensure fast switching; the electromagnetic circuit breaker adopts a DC circuit breaker with auxiliary contact, the auxiliary contact is used to feed back the breaking state to the single-chip microcomputer, and the action time of the electromagnetic circuit breaker is less than 5ms.

10. The low voltage DC current limited break multi-point deviation discrimination algorithm of claim 9, wherein, In the current limiting and current breaking execution path, a manual mechanical disconnecting switch is reserved, which can be switched to manual disconnection through a local button in an emergency.

11. The low voltage DC current limited break multi-point deviation discrimination algorithm of claim 1, wherein, In S5, the results processed by the single-chip microcomputer are sent to the PLC platform through the CAN communication module, and then uploaded to the router TP1900 through RS485 and displayed.

12. A current-limiting and circuit-breaking device for use in the low-voltage DC current-limiting and circuit-breaking multi-point deviation discrimination algorithm according to any one of claims 1-11, wherein: It has a single-chip microcomputer, voltage acquisition equipment, current acquisition equipment, an execution control module and a communication module; wherein the single-chip microcomputer is signal connected with the voltage acquisition equipment, the current acquisition equipment, the execution control module and the communication module.

13. The current limiting circuit breaker device of claim 12, wherein, The execution control module has a current limiting device, an electromagnetic circuit breaker and an arc extinguishing device; the current limiting device of the SiC MOSFET can be connected in series as a high-speed electronic switch in the branch, and can realize current limiting by responding to the PWM signal of the single-chip microcomputer; the electromagnetic trip in the electromagnetic circuit breaker is used as a torque execution component to mechanically break the circuit under the current breaking instruction; the arc extinguishing device is connected in parallel with the circuit breaker contact to suppress the breaking arc. Wherein the high-speed electronic switch is driven by the output PWM control signal, and the current breaking or limiting operation is completed within 5 ms after the fault is detected.