Multi-channel analog quantity switching value acquisition system

Abstract

The invention provides a multi-channel analog quantity and switching quantity acquisition system, which comprises a channel selection module used for selecting and switching multi-channel analog signals and switching quantities by using an analog switch chip, and inputting the selected signals into a multi-channel analog-to-digital converter for sampling; the analog-to-digital conversion module is used for configuring key parameters of the multi-channel analog-to-digital converter and carrying out circuit design; the processing and control module is used for carrying out a data processing task and a communication task by utilizing the microcontroller and configuring a real-time operating system to carry out task scheduling; the communication module is used for performing real-time data transmission and display with an upper computer by using a standardized interface and selecting an adaptive communication protocol for communication and testing; and the power supply management module is used for configuring a high-integration-level power supply management chip, designing a power supply low-power-consumption strategy and carrying out real-time monitoring management. According to the method, the quality, the efficiency and the accuracy of the collected data are remarkably improved, the system performance and the compatibility are enhanced, and the intelligent development of the system is promoted.

Description

TECHNICAL FIELD

[0001] The present application relates to the technical field of electronics and automation equipment, in particular to a multi-channel analog and switching quantity acquisition system. BACKGROUND

[0002] Switching quantity and analog quantity acquisition are two different signal acquisition methods, respectively used for processing different types of signals. Multi-channel switching quantity and analog quantity acquisition refers to the technology of simultaneously acquiring multiple switching quantity signals (such as the high-low level state of switches and sensors) and multiple analog quantity signals (such as continuous signals such as temperature, pressure, and flow) through one acquisition system. Compared with ordinary acquisition systems, multi-channel switching quantity and analog quantity acquisition technology is suitable for various application scenarios that require monitoring multiple sensors or signals, such as industrial automation, environmental monitoring, building intelligence, etc. Through an effective multi-channel acquisition system, the efficiency, flexibility, and maintainability of the system can be improved, and the cost and space requirements can be reduced.

[0003] However, the existing multi-channel switching quantity and analog quantity acquisition system mainly has the following problems: 1) When multiple channels simultaneously perform data acquisition, the large amount of data may cause system congestion, thereby causing time delay problems, affecting real-time performance and response speed; 2) Different types of transducers and actuators may have compatibility issues, and many systems need to perform complex configuration when expanding new devices; 3) Multi-channel sets need to process multiple signals, increasing the complexity of data processing, including signal calibration, conversion, and processing logic. Therefore, the present application proposes a multi-channel analog and switching quantity acquisition system to solve the defects in multi-channel switching quantity and analog quantity acquisition. SUMMARY

[0004] In order to overcome the deficiencies of the prior art, the purpose of the present application is to provide a multi-channel analog and switching quantity acquisition system that significantly improves the quality, efficiency, and accuracy of acquired data, enhances system performance and compatibility, and promotes the intelligent development of the system.

[0005] To achieve the above-mentioned purpose, the present application provides the following solution: a multi-channel analog and switching quantity acquisition system, comprising:

[0006] A channel selection module for selecting and switching multiple analog signals and switching quantities using an analog switch chip, and then inputting the selected signals into a multi-channel analog-to-digital converter for sampling;

[0007] An analog-to-digital conversion module for configuring key parameters of the multi-channel analog-to-digital converter and designing the circuit;

[0008] A processing and control module for performing data processing tasks and communication tasks using a microcontroller, and configuring a real-time operating system for task scheduling;

[0009] A communication module is configured to transmit and display real-time data with the host computer through a serial port, I2C or SPI, and to select an appropriate communication protocol for communication and testing, so as to realize stability and real-time performance of the system.

[0010] A power management module is configured to configure a high-integration power management chip, design a power low-power consumption strategy and perform real-time monitoring and management.

[0011] Optionally, the channel selection module comprises:

[0012] An anti-interference optimization unit is configured to identify interference sources and analyze noise characteristics, shield and isolate the interference based on the identification and analysis results, and perform signal interference processing by using an anti-interference optimization algorithm, and introduce a redundancy and compensation mechanism for data recovery.

[0013] An analog switch chip selection unit is configured to select an analog switch chip with multiple input channels and low crosstalk and perform parameter configuration to obtain the analog switch chip; the parameters include the number of switch channels, signal type, switch frequency and power consumption.

[0014] A single-chip microcomputer control unit is configured to select a single-chip microcomputer with GPIO pins and ADC conversion capability, use high and low level configuration of the GPIO pins to control channel selection of the analog switch chip, and use a timer or interrupt control means to update the pin state, realize signal switching, and send a sampling command after each signal switching to perform data acquisition and processing.

[0015] A circuit management unit is configured to connect a switch circuit, a control pin circuit and a power supply and ground connection.

[0016] Optionally, the anti-interference optimization unit comprises:

[0017] An identification subunit is configured to identify and record potential interference sources in different signal sources to obtain interference information, analyze and evaluate the interference information in combination with a device working state and a surrounding environment to obtain an influence value of the interference information on signal quality.

[0018] An analysis subunit is configured to measure frequency spectrum characteristics of background noise and signal noise by using an oscilloscope or a spectrum analyzer to obtain an amplitude, a frequency distribution and an influence intensity of the noise on the signal.

[0019] A hardware design subunit is configured to separate signal lines and power lines by using a shielded cable or a metal shell to reduce electromagnetic interference, implement shielding measures for sensitive signal loops and connection lines, and introduce an optoelectronic isolation technology to prevent transmission of interference signals.

[0020] An anti-interference algorithm optimization subunit is configured to implement an adaptive filtering algorithm and dynamically adjust filtering parameters based on identification analysis results of the identification subunit and the analysis subunit, so as to filter out interference signals, and to judge and eliminate noise and abnormal data by comparison of multiple signals and cross-validation.

[0021] A redundancy and compensation subunit is configured to introduce a redundant channel to maintain integrity and accuracy of other channels, and introduce a data compensation algorithm to realize self-repair of error data.

[0022] Optionally, the analog-to-digital conversion module comprises:

[0023] An ADC chip selection unit is configured to select a multi-channel ADC chip with high resolution and sampling rate, and to confirm input range, channel number and key parameters of the multi-channel ADC chip, and to check crosstalk, gain error, bias error and built-in reference voltage of the multi-channel ADC chip to realize simplified design of the multi-channel ADC chip.

[0024] A circuit design unit is configured to connect outputs of multiple analog signal sources and inputs of an ADC, and to introduce a signal conditioning circuit, a decoupling capacitor and a clock signal between the outputs and the inputs to enhance and clean input signals.

[0025] Optionally, the processing and control module comprises:

[0026] A data acquisition unit is configured to initialize the analog switch chip and the multi-channel ADC chip, and to design a timer and an external interrupt service to trigger a data acquisition task; the external interrupt service realizes fast response of switch input or ADC conversion through an external interrupt;

[0027] A data processing unit is configured to perform data calculation, logical analysis and time delay optimization on collected data, and to complete complexity and integrity processing.

[0028] A communication task unit is configured to select a communication protocol supporting bidirectional communication, and to transmit processed data in real time through a serial port or a network;

[0029] A system configuration unit is configured to set a task stack size, a priority, a timer and a semaphore, to perform task processing based on a preset task scheduling, and to perform performance monitoring, optimization and adjustment based on task execution.

[0030] The data acquisition unit, the data processing unit, the communication task unit and the system configuration unit are respectively arranged in different threads and concurrently executed.

[0031] Optionally, the data processing unit comprises:

[0032] Data buffering subunit, for introducing a ring buffer and real-time timestamp for real-time data caching and identification, and setting sampling priority according to the criticality of the data to reduce redundant data;

[0033] Batch processing subunit, for summarizing the data of adjacent time periods, and writing the data into the database according to the data priority in sequence when the number of the summarized data reaches a preset value, so as to reduce the number of write operations;

[0034] Data integrity subunit, for sampling checking each piece of data, and performing data proofreading and data completion according to the checking result;

[0035] Complexity processing subunit, for automatically calibrating and normalizing the signal, and performing signal conversion and logic simplification based on the processed signal, so as to reduce the complexity of the signal.

[0036] Optionally, the data integrity subunit comprises an integrity storage strategy and a data processing and retransmission strategy;

[0037] The integrity storage strategy comprises a first buffer for data collection, a second buffer for data processing and storage, a plurality of storage partitions based on time setting, a hash value for checking whether the data is tampered or damaged, and a backfill mechanism for periodically sampling checking the cached and stored data; the first buffer, the second buffer and the storage partitions are performed simultaneously;

[0038] The data processing and retransmission strategy comprises an invalid retransmission mechanism for retransmitting unconfirmed data, and a data correction mechanism for checking damaged data and making corrections.

[0039] Optionally, the complexity processing subunit comprises a signal calibration strategy, a signal conversion strategy and a logic simplification strategy;

[0040] The signal calibration strategy comprises a sensor automatic calibration mechanism for adjusting the output value of the sensor, a normalization mechanism for unifying the range of the output signal of the sensor, and a data fast calling mechanism for setting a calibration coefficient in the database;

[0041] The signal conversion strategy is used to construct a conversion algorithm library to realize deep conversion of various signal forms;

[0042] The logic simplification strategy comprises a data flow graph for showing the whole data processing flow, an abstract layer mechanism for decoupling between the logic layer and the upper layer application, and a driving mechanism for realizing event-driven processing logic.

[0043] Optionally, the communication module is further used to convert the data format into JSON or structured format before data transmission, so that the upper computer can complete the parsing.

[0044] Optionally, the power low-power consumption strategy includes a dynamic voltage adjustment mechanism for adjusting the input voltage according to the system load, a sleep mechanism for implementing a standby mode, and an event idle mechanism for shutting down unnecessary modules during the collection interval.

[0045] The present application discloses the following technical effects by providing a multi-channel analog and switching signal collection system:

[0046] 1. Flexibility: The use of analog switching chips combined with single-chip microcomputer control efficiently and flexibly realizes signal selection and collection, and switching of multiple analog and switching signals, ensuring that the required input signal can be quickly selected for sampling when needed, providing reliable support for subsequent data processing.

[0047] 2. Anti-interference optimization: The present application can effectively improve the stability and accuracy of data collection by identifying interference signals, analyzing noise, optimizing hardware design, optimizing anti-interference algorithms, and performing redundancy and compensation operations, ensuring reliable operation in various complex environments. Through the combination of multiple methods, high-accuracy data collection is ultimately achieved, providing reliable basis for subsequent analysis and decision-making.

[0048] 3. Efficient data processing: The present application improves system response speed and performance by setting buffer zones, time stamps, and multi-thread processing, solving data congestion and time delay problems; the present application reduces processing complexity and development and maintenance difficulty, improves system processing capacity and operation efficiency through automatic calibration, normalization processing, signal conversion, and logic conversion operations; the present application minimizes data loss and missing through sampling inspection, data correction, and completion, ensuring data integrity. Through the comprehensive use of multiple methods, data quality is significantly improved.

[0049] 4. Low power consumption: The present application ensures optimal power consumption of the system under different loads by integrating power management chips, reducing overall cost.

[0050] 5. Compatibility and expandability: The use of standardized interfaces and uniform communication protocols for flexible adaptation improves the flexibility and expandability of the system, reduces the complexity of users when integrating new devices, and improves the overall usability of the system.

[0051] The technical solutions of the present application are further described in detail below through the accompanying drawings and examples. BRIEF DESCRIPTION OF DRAWINGS

[0052] In order to make the technical solutions in the embodiments of the present application or the prior art clearer, the accompanying drawings needed in the embodiments will be briefly introduced below. Obviously, the accompanying drawings in the following description only represent some embodiments of the present application, and for those skilled in the art, other drawings can be obtained without creative effort based on these drawings.

[0053] Figure 1 The system architecture schematic diagram provided for the embodiments of the present application is shown in the figure.

[0054] Figure 2 The schematic diagram of the processing and control module provided for the embodiments of the present application is shown in the figure.

[0055] Figure 3 The schematic diagram of the data processing unit provided for the embodiments of the present application is shown in the figure. DETAILED DESCRIPTION

[0056] The technical solutions in the embodiments of the present application will be described clearly and completely below with reference to the accompanying drawings in the embodiments of the present application. Obviously, the described embodiments only represent some of the embodiments of the present application, rather than all the embodiments. Based on the embodiments in the present application, all other embodiments obtained by those skilled in the art without creative effort fall within the protection scope of the present application.

[0057] In order to make the above-mentioned purposes, features and advantages of the present application more obvious and easy to understand, the present application will be further described in detail below with reference to the accompanying drawings and specific embodiments.

[0058] As shown in the figure, the present application provides a multi-channel analog and on-off quantity acquisition system, which comprises: Figure 1

[0059] 1, channel selection module, for selecting and switching multi-channel analog signals and on-off quantities by using analog switch chips, and then inputting the selected signals into a multi-channel analog-to-digital converter for sampling.

[0060] 1.1 Anti-interference optimization unit

[0061] for identifying interference sources and analyzing noise characteristics, shielding and isolating interference based on the results of identification and analysis, and then using an anti-interference optimization algorithm to process signal interference, introducing a redundancy and compensation mechanism for data recovery; the anti-interference optimization unit comprises:

[0062] 1.11 Identification subunit

[0063] ​For identifying and recording potential interference sources in different signal sources (including motors, transformers, wireless signal devices, environmental noise, etc.) to obtain interference information, analyzing and evaluating the interference information in combination with the working state of the device and the surrounding environment to obtain the influence value of the interference information on the signal quality.

[0064] 1.12 Analysis subunit

[0065] For measuring the spectral characteristics of background noise and signal noise with tools such as oscilloscopes or spectrum analyzers, obtaining the amplitude, frequency distribution and influence strength of the noise on the signal, which helps to develop targeted filtering strategies.

[0066] 1.13 Hardware design subunit

[0067] Electromagnetic shielding: shielding measures are taken for sensitive signal loops and connection lines, shielding cables or metal housings are used to separate signal lines from power lines, reducing the induction of electromagnetic interference, and achieving shielding measures for sensitive signal loops and connection lines.

[0068] Isolation design: optical isolation, transformer isolation and other technologies are applied in circuit design to ensure that interference signals cannot be directly transmitted to the acquisition module.

[0069] At the same time, the grounding system can also be improved: grounding management, design impedance grounding system to ensure that all devices and transducers use unified grounding, reduce the "ground" effect. Optimize the wiring, through reasonable physical layout, ensure enough distance between the signal and the source, try to avoid parallel wiring of signal lines and power lines, avoid crosstalk. Differential signal transmission design can enhance the interference ability.

[0070] 1.14 Anti-interference algorithm optimization subunit

[0071] For implementing adaptive filtering algorithms and dynamically adjusting filtering parameters based on the identification and analysis results of the identification subunit and the analysis subunit to filter out interference signals, and through the comparison of multiple signals, using cross-validation, comparing the acquisition results of multiple transducers, judging and eliminating noise and abnormal data.

[0072] In addition, a dynamic adjustment mechanism can also be designed, based on real-time data and monitoring feedback, to adjust the acquisition strategy to increase the sampling frequency or reconfigure the filtering method to cope with sudden signal interference.

[0073] 1.15 Redundancy and compensation subunit

[0074] For introducing redundant channels, even if one signal channel fails, other channels can still maintain integrity and accuracy; introduce data compensation algorithms, for error data caused by noise during acquisition, use algorithms for self-repair, such as interpolation method to fill in missing data points.

[0075] 1.2 Analog switch chip selection unit

[0076] Analog switch chip with multiple input and low crosstalk selection unit and parameter configuration, get analog switch chip; The parameters include switch channel number, signal type, switch frequency and power consumption.

[0077] For example, to ensure that the selected chip has the following characteristics: provide at least 16 channels of channel selection ability; Low on-resistance and low distortion to ensure signal integrity; Suitable operating voltage range and power consumption requirements. Channel configuration, for example: CD4051 can be configured as 8 channels, and two such chips can be used in combination to realize 16 channel selection.

[0078] 1.3 MCU control unit

[0079] MCU with GPIO pin and ADC conversion capability is used to control the channel selection of analog switch chip by configuring the high and low level of GPIO pin, and then use timer or interrupt control means to update the pin state, realize signal switching, and send sampling command once after each signal switching to collect and process data;

[0080] 1.4 Circuit management unit

[0081] Connection switch circuit: for each sensor that needs to be collected, connect the corresponding output to the input port of the multi-channel selection switch. Connect the output of the multi-channel selection switch to the input of the ADC (analog-to-digital converter) to collect the selected signal;

[0082] Control pin circuit: according to the selected switch IC, control pins (selection pins) need to be connected. These pins are usually connected to the microcontroller, and the microcontroller selects the required input signal by controlling these pins. Example: if an 8-channel MUX is used, 3 selection control pins may be required (2^3 = 8);

[0083] Power and ground connection: ensure that the power and ground connection of the multi-channel selection switch is correct to ensure the normal work of the switch.

[0084] 2, analog-to-digital conversion module, for configuring the key parameters of the multi-channel analog-to-digital converter and circuit design; The analog-to-digital conversion module includes:

[0085] 2.1 ADC chip selection unit

[0086] The multi-channel ADC chip with high resolution and sampling rate is selected, and the input range, channel number and key parameters of the multi-channel ADC chip are confirmed, the crosstalk, gain error, bias error and built-in reference voltage of the multi-channel ADC chip are checked to realize the characteristic analysis and simplified design of the multi-channel ADC chip.

[0087] When selecting and evaluating the ADC chip, the data manual is consulted, the application characteristics are evaluated, different ADCs are compared, and sample application and testing are performed to complete the final selection.

[0088] The key parameters of the high-performance ADC include: sampling rate, resolution, channel number, conversion time, input range and bandwidth, signal-to-noise ratio (SNR) and total harmonic distortion (THD), etc.

[0089] 2.2 Circuit design unit

[0090] Connect the outputs of multiple analog signal sources to the input channels of the ADC, and ensure that the connection of each channel does not cause signal interference.

[0091] Between the output and the input: introduce signal conditioning circuits (such as amplifiers, filters) to enhance and clean the input signal to adapt to the input range of the ADC. Add decoupling capacitors to filter and stabilize the output voltage, ensure the stability of the power supply signal when the load changes, and improve the overall performance. Select an external oscillator with appropriate frequency or provide a clock signal through a single-chip microcomputer to ensure that the ADC has a stable clock signal driving.

[0092] 3, processing and control module, such as Figure 2 As shown, for data processing tasks and communication tasks using a microcontroller, configure a real-time operating system for task scheduling; the processing and control module includes:

[0093] 3.1 Data acquisition unit

[0094] For initializing the analog switch chip and the multi-channel ADC chip, design a timer and an external interrupt service to trigger a data acquisition task; the external interrupt service realizes fast response of switch input or ADC conversion through external interruption, and efficiently and quickly acquires real-time signals.

[0095] 3.2 Data processing unit

[0096] As shown in Figure 3 For data calculation, logical analysis and time delay optimization of collected data, complete complexity and integrity processing; the data processing unit includes:

[0097] 3.21 Data buffer subunit

[0098] A circular buffer and real-time timestamp are used to cache and identify real-time data, and the sampling priority is set according to the criticality of the data to reduce redundant data.

[0099] A circular buffer is used to cache the collected real-time data, and when the buffer reaches a certain capacity, the data is written to the backend processing module, ensuring efficient data acquisition without buffer overflow.

[0100] A real-time timestamp is attached to each piece of collected data, allowing accurate identification of the time at which the data occurred during subsequent data processing and storage.

[0101] Important data is retained: priority sampling, sampling data according to pre-set priority, and instantaneous sampling of critical data, rather than sampling all signals at the same frequency, reducing unnecessary redundant data.

[0102] 3.22 Batch processing subunit

[0103] A batch processing subunit is used to aggregate and summarize data from adjacent time periods, and when the number of aggregated data reaches a pre-set value, the data is written to the database in order according to data priority, reducing the number of write operations and improving response speed.

[0104] 3.23 Data integrity subunit

[0105] A data integrity subunit is used to sample and check each piece of data, and based on the check results, data correction and data completion are performed; the data integrity subunit includes an integrity storage strategy and a data processing and retransmission strategy.

[0106] The integrity storage strategy includes a first buffer for data collection, a second buffer for data processing and storage, a plurality of storage partitions based on time settings, a hash value for verifying whether the data has been tampered with or damaged, and a backfill mechanism for periodic sampling and checking of cached and stored data; the first buffer, the second buffer and the storage partitions are performed simultaneously.

[0107] The data processing and retransmission strategy includes a failure retransmission mechanism for retransmitting unconfirmed data and a data correction mechanism for checking damaged data and making corrections.

[0108] 3.24 Complexity processing subunit

[0109] A complexity processing subunit is used to automatically calibrate and normalize signals, and based on the processed signals, signal conversion and logic simplification are performed to reduce signal complexity. The complexity processing subunit includes a signal calibration strategy, a signal conversion strategy and a logic simplification strategy.

[0110] The signal correction strategy includes a sensor automatic calibration mechanism for adjusting sensor output values, a normalization mechanism for unifying sensor output signal ranges, and a data quick call mechanism for setting calibration coefficients in a database. Among them, the automatic calibration mechanism calibrates the sensor periodically or at system startup through an algorithm, compares with a known standard signal, and adjusts the sensor output value to ensure its accuracy.

[0111] The signal conversion strategy is used to build a conversion algorithm library to realize deep conversion of various signal forms and reduce the complexity of writing or modifying a large amount of code when adding new devices.

[0112] The logic simplification strategy includes a data flow diagram for showing the whole process of data processing (from sensor data collection, conversion to processing and output), an abstraction layer mechanism for decoupling between the logic layer and the upper layer application, and a driving mechanism for implementing event-driven processing logic. Among them, the data flow diagram helps developers and maintenance personnel understand and manage signal flow; the abstraction layer mechanism simplifies the complexity of the application; the driving mechanism makes data processing execute on demand, only when a specific input event is received, the corresponding processing is performed, avoiding unnecessary resource waste.

[0113] 3.3 Communication task unit

[0114] A communication protocol supporting bidirectional communication is selected, and the processed data is packaged and transmitted in real time through a serial port or a network; the real-time and integrity of data transmission are ensured.

[0115] 3.4 System configuration unit

[0116] It is used to set the size, priority, timer and semaphore of the task stack, and perform task processing based on the preset task scheduling, performance monitoring, optimization and adjustment based on task execution.

[0117] Among them, the data acquisition unit, the data processing unit, the communication task unit and the system configuration unit are respectively set in different threads and executed concurrently.

[0118] 4. Communication module, for real-time data transmission and display with the host computer using a serial port, I2C or SPI, and selecting an appropriate communication protocol for communication and testing to achieve system stability and real-time performance.

[0119] The communication module is also used to convert the data format to JSON or structured format before sending data, to facilitate the host computer to complete the parsing.

[0120] 5. Power management module, for configuring a high-integration power management chip, designing a power low-power consumption strategy and performing real-time monitoring and management.

[0121] The power low-power consumption strategy includes a dynamic voltage regulation mechanism for adjusting input voltage according to system load, a sleep mechanism for realizing standby mode, and an event idle mechanism for shutting down unnecessary module events in a collection interval.

[0122] In addition, by means of appropriate current / voltage monitoring circuit, the power consumption of the system can be monitored in real time, and the monitoring data can be fed back to the upper computer through a serial or other communication mode to analyze the power consumption improvement direction. The power management chip can effectively optimize the power consumption of the multi-channel analog and switching quantity acquisition system under different loads, and reduce the overall cost.

[0123] Therefore, the application provides a multi-channel analog and switching quantity acquisition system, which significantly improves the quality, efficiency and accuracy of the collected data, enhances the system performance and compatibility, and promotes the intelligent development of the system.

[0124] The various embodiments in the specification are described in a progressive manner, and each embodiment focuses on the difference from other embodiments, and the same or similar parts between various embodiments can be referred to each other.

[0125] The principles and implementation modes of the application are described by applying specific examples herein, and the above description of the embodiments is only used to help understand the method of the application and its core idea; meanwhile, for the general technical personnel in the art, the specific implementation mode and application range of the application will be changed according to the idea of the application. In conclusion, the content of the specification should not be understood as the limitation of the application.

Claims

1. A multi-channel analog and on-off quantity acquisition system, characterized in that, The application relates to a multi-channel analog-digital conversion system. The application comprises: a channel selection module for selecting and switching multi-channel analog signals and switch values by using an analog switch chip, and inputting the selected signals into a multi-channel analog-digital converter for sampling; an analog-digital conversion module for configuring key parameters of the multi-channel analog-digital converter and designing a circuit; a processing and control module for performing data processing tasks and communication tasks by using a microcontroller, and configuring a real-time operating system for task scheduling; a communication module for performing real-time data transmission and display with an upper computer by using a serial port, I2C or SPI, and selecting an adaptive communication protocol for communication and testing, so as to realize stability and real-time performance of the system; 2. The system of claim 1, wherein, a power management module for configuring a high-integration power management chip, designing a power low-power consumption strategy and performing real-time monitoring management. The channel selection module comprises: an anti-interference optimization unit for identifying interference sources and performing noise characteristic analysis, shielding and isolating the interference based on the identification and analysis results, performing signal interference processing by using an anti-interference optimization algorithm, and introducing a redundancy and compensation mechanism for data recovery; an analog switch chip selection unit for selecting an analog switch chip with multi-channel input and low crosstalk and performing parameter configuration to obtain the analog switch chip; the parameters include switch channel quantity, signal type, switch frequency and power consumption; a single-chip microcomputer control unit for selecting a single-chip microcomputer with GPIO pins and ADC conversion capability, using high and low level configuration of the GPIO pins to control channel selection of the analog switch chip, using a timer or interrupt control means to update pin states, realizing signal switching, and sending a sampling command once after each signal switching to perform data acquisition and processing; 3. The system of claim 2, wherein, a circuit management unit for connecting a switch circuit, a control pin circuit and a power supply and ground connection. The anti-interference optimization unit comprises: an identification subunit for identifying and recording potential interference sources in different signal sources to obtain interference information, analyzing and evaluating the interference information in combination with a device working state and a surrounding environment to obtain an influence value of the interference information on signal quality; an analysis subunit for measuring frequency spectrum characteristics of background noise and signal noise by using an oscilloscope or a spectrum analyzer to obtain amplitude, frequency distribution and influence intensity of the noise on the signal; a hardware design subunit for separating signal lines and power supply lines by using shielding cables or metal shells, reducing electromagnetic interference, realizing shielding measures of sensitive signal loops and connection lines, and introducing photoelectric isolation technology to prevent transmission of interference signals; an anti-interference algorithm optimization subunit for implementing an adaptive filtering algorithm and dynamically adjusting filtering parameters based on identification and analysis results of the identification subunit and the analysis subunit, so as to filter out interference signals, and judging and eliminating noise and abnormal data by using cross-validation through comparison of multi-channel signals; 4. The system of claim 3, wherein, a redundancy and compensation subunit for introducing a redundancy channel, so that other channels remain integrity and accuracy, and introducing a data compensation algorithm to realize self-repair of error data. The analog-digital conversion module comprises: The ADC chip selection unit is used for selecting a multi-channel ADC chip with high resolution and sampling rate, checking input range, channel number and key parameters of the multi-channel ADC chip, and checking crosstalk, gain error, bias error and built-in reference voltage of the multi-channel ADC chip to realize simplified design of the multi-channel ADC chip. The circuit design unit is used for connecting outputs of a plurality of analog signal sources with inputs of the ADC, and introducing a signal conditioning circuit, a decoupling capacitor and a clock signal between the outputs and the inputs to enhance and clean the input signals.

5. The system of claim 4, wherein, The processing and control module comprises: The data acquisition unit is used for initializing the analog switch chip and the multi-channel ADC chip, designing a timer and an external interrupt service to trigger a data acquisition task, and realizing fast response of switch quantity input or ADC conversion through the external interrupt service; The data processing unit is used for performing data calculation, logical analysis and time delay optimization on the acquired data, and completing complexity and integrity processing; The communication task unit is used for selecting a communication protocol supporting bidirectional communication, and transmitting the processed data in real time through a serial port or a network after being packaged; The system configuration unit is used for setting a task stack size, a priority, a timer and a semaphore, performing task processing based on a preset task scheduling, and performing performance monitoring, optimization and adjustment based on task execution; The data acquisition unit, the data processing unit, the communication task unit and the system configuration unit are respectively arranged in different threads and concurrently executed.

6. The system of claim 5, wherein, The data processing unit comprises: The data buffering subunit is used for introducing a ring buffer and a real-time timestamp to cache and identify real-time data, and setting a sampling priority according to a key degree of the data to reduce redundant data; The batch processing subunit is used for summarizing and counting data of adjacent time periods, and sequentially writing the data into a database according to a data priority after a quantity of the counted data reaches a preset value, so as to reduce a number of write operations; The data integrity subunit is used for sampling and checking each piece of data, and performing data proofreading and data completion according to a checking result; The complexity processing subunit is used for performing automatic calibration and normalization processing on a signal, and performing signal conversion and logical simplification based on the processed signal, so as to reduce complexity of the signal.

7. The system of claim 6, wherein, The data integrity subunit comprises an integrity storage strategy and a data processing and retransmission strategy; The integrity storage strategy comprises a first buffer for data acquisition, a second buffer for data processing and storage, a plurality of storage partitions based on time setting, a hash value for verifying whether the data is tampered with or damaged, and a backfill mechanism for periodically sampling and checking the cache and the stored data; the first buffer, the second buffer and the storage partitions are simultaneously performed; The data processing and retransmission strategy comprises an invalid retransmission mechanism for retransmitting unconfirmed data, and a data correction mechanism for checking damaged data and performing correction.

8. The system of claim 7, wherein, The complexity processing subunit comprises a signal calibration strategy, a signal conversion strategy and a logical simplification strategy. The signal correction strategy includes a sensor automatic calibration mechanism for adjusting sensor output values, a normalization mechanism for unifying sensor output signal ranges, and a data quick call mechanism for setting calibration coefficients in a database; The signal conversion strategy is used to construct a conversion algorithm library to realize deep conversion of various signal forms; The logic simplification strategy includes a data flow graph for showing a full data processing flow, an abstraction layer mechanism for decoupling between a logic layer and an upper layer application, and a driving mechanism for realizing event-driven processing logic.

9. The system of claim 8, wherein, The communication module is also used to convert data format into JSON or structured format before data transmission, so that the upper computer can complete parsing.

10. The system of claim 9, wherein, The power supply low-power consumption strategy includes a dynamic voltage regulation mechanism for adjusting input voltage according to system load, a sleep mechanism for realizing a standby mode, and an event idle mechanism for shutting down unnecessary module events within a collection interval.

Images