Serialization method for digitized data streams

By adjusting the clock frequency of the digital data stream to generate a serialized digital data stream, the high cost and accuracy loss problems of current closed-loop control in electrical converters are solved, realizing efficient and low-cost transmission and closed-loop control of electrical operating values.

CN121128074APending Publication Date: 2025-12-12SIEMENS AG
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202480032867.7
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Priority Date
2023-05-16
Filing Date
2024-04-02
Publication Date
2025-12-12

AI Technical Summary

Technical Problem

Existing technologies in electrical converters, especially in the current closed-loop control of inverters, suffer from complex data transmission solutions that lead to high development costs and accuracy losses. In particular, when power semiconductor modules are connected in parallel, the transmission of sigma and delta data streams and the measurement and transmission of actual current values ​​are easily subject to electrical interference and accuracy loss.

Method used

By using a serialization method, the clock frequencies of multiple digital data streams are adjusted to generate a serialized digital data stream, which facilitates the transmission of electrical operating values, including partial and total electrical operating values. This reduces the need for measuring the analog total electrical operating value and enables efficient and low-cost data transmission through a digital serialization unit.

Benefits of technology

It achieves reliable transmission of electrical operating values, reduces electrical interference, avoids resolution loss, simplifies data transmission paths, reduces development costs, and improves the accuracy and efficiency of current closed-loop control.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121128074A_ABST
    Figure CN121128074A_ABST
Patent Text Reader

Abstract

The invention relates to a serialization method (1) for a digitized data stream (2) of electrical operating values (3), in particular of an electrical converter (4), in which a first digital data stream (5) for a first electrical operating value (6) and at least one further digital data stream (7) for at least one further electrical operating value (8) are supplied to a digital serialization unit (9), the first digital data stream and the at least one further digital data stream (5, 7) each have a clock frequency (10), and wherein a serialized digital data stream (11) is generated by a digital serialization unit (9) by means of serialization (13) of the first digital data stream and the at least one further digital data stream (5, 7), by determining the number of clock frequencies (10) of the first digital data stream and of the at least one further digital data stream (5, 7), a clock frequency (12) that is increased by the number of clock frequencies (10) is generated for the serialized digital data stream (11), and wherein the number of clock frequencies (10) of the first digital data stream and the at least one further digital data stream (5, 7) is greater than the number of clock frequencies (10). A serialized digital data stream (11) having electrical operating values (3, 6, 8) designed as digitized operating values (23) is output by the digital serialization unit (9). The invention further relates to a digital serialization unit (9), which is designed to carry out the serialization method (1), and to an electrical converter (4) having a digital serialization unit (9).
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to a method for serializing a data stream of digitized electrical operating values ​​of an electrical converter, a digital serialization unit suitable for implementing the serialization method, and an electrical converter having a digital serialization unit. Background Technology

[0002] The operation of electrical converters requires different electrical operating values, such as the actual current values ​​in each AC voltage phase, for current closed-loop control of the inverter in the frequency converter.

[0003] The actual current value is typically determined by measuring a voltage proportional to the actual current across a shunt resistor installed in the AC voltage phase within the power unit of the electrical converter. Furthermore, this determined analog current value for the current closed-loop control of the electrical converter is mostly converted into 1-bit digital data streams as sigma-delta (∑-Δ) converters, representing sigma and delta data streams respectively.

[0004] Furthermore, the sigma and delta data streams are filtered by an evaluation circuit, which is implemented, for example, in an ASIC (Application-Specific Integrated Circuit), FPGA (Field-Programmable Gate Array), or CPLD (Complex Programmable Logic Device).

[0005] Filtering can be performed, for example, using a digital low-pass filter to reduce the data rate (e.g., from 10 MHz to 10 kHz). The evaluation circuit determines the average value of the sigma and delta data streams, which represents the analog input value of the sigma and delta converter in the evaluation results.

[0006] Typically, shunt resistors are technically advantageous and cost-effectively integrated into power semiconductor modules such as IGBTs (Insulated Gate Bipolar Transistors), MOSFETs (Metal-Oxide-Semiconductor Field-Effect Transistors), or power diodes.

[0007] These power semiconductor modules typically have half-bridge circuits, so for example, for the application of the three-phase AC side of the power semiconductor module, three half-bridge circuits are used as a six-pulse bridge circuit (B6 bridge).

[0008] To increase the total power of electrical converters, power semiconductor modules are often connected in parallel so that the use of a single, mostly expensive, high-power semiconductor module can be abandoned.

[0009] For the parallel connection of two or more power semiconductor modules in one or more inverters, such as for the parallel connection of power semiconductor modules in a half-bridge circuit for generating AC voltage phases, for each phase a sigma and delta converter is used to generate a digitized sigma and delta data stream from the measured actual value of the analog partial current, which has a digitized partial current actual value for further processing of the previously simulated partial current actual value.

[0010] These individual digitized partial current actual values ​​are transmitted to the evaluation circuit via digitized sigma and delta data streams for further processing of partial current actual values ​​for closed-loop control tasks or control tasks of the electrical converter.

[0011] This approach requires a fairly complex solution, particularly concerning the feeding of sigma and delta data streams from the parallel connection of power semiconductor modules and thus from their respective half-bridge modules to the evaluation circuit, where a sufficient number of inputs need to be prepared at the evaluation circuit for the respective sigma and delta data streams of each phase.

[0012] Depending on the number of power semiconductor modules connected in parallel, specific solutions are used, which in most cases are associated with high development or implementation costs.

[0013] Additionally, it is necessary to reliably determine, in this case, to measure, the total current measured in each AC voltage phase (including AD conversion via sigma-delta conversion and the current transmitted to the evaluation circuit in a manner similar to the current in the individual segments of the AC voltage phase), which results in additional costs, not only for development or implementation but also for additional structural components (such as shunt resistors for measuring the total current).

[0014] Alternatively, for each AC voltage phase, the voltage value measured across the shunt resistor, proportional to the corresponding actual current value, can be determined as an analog value and then summed using an operational amplifier circuit to obtain the total voltage value for the AC voltage phases. However, this solution is susceptible to electrical interference and is associated with a loss of accuracy in determining the actual current value to be determined in the result.

[0015] The voltage values ​​measured across the individual shunt resistors of a given AC voltage phase can also be individually converted into sigma and delta data streams, and further summarized into a total voltage value for the corresponding AC voltage phase using an summing circuit. However, this process is often associated with a loss of accuracy in terms of the maximum possible resolution of the voltage values ​​and, consequently, the actual current values. Summary of the Invention

[0016] The objective of this invention is to provide a serialization method, a digital serialization unit having the serialization method, and an inverter having the digital serialization unit, so as to provide an improved transmission of digitized data streams of electrical operating values ​​compared to the prior art.

[0017] This task is accomplished by a serialization method having the features described in claim 1, a digital serialization unit having the features described in claim 12, and an electrical converter having the features described in claim 14.

[0018] To address this task, a serialization method for a digital data stream of electrical operating values, particularly for electrical converters, is proposed. This method involves supplying a first digital data stream for a first electrical operating value and at least one additional digital data stream for at least one other electrical operating value to a digital serialization unit. The first digital data stream and the at least one additional digital data stream each have a clock frequency. A serialized digital data stream is generated by the digital serialization unit through the serialization of the first digital data stream and the at least one additional digital data stream. A clock frequency increased by the number of clock frequencies of the first digital data stream and the at least one additional digital data stream is generated for the serialized digital data stream. The serialization unit outputs a serialized digital data stream with electrical operating values ​​designed to be digitized.

[0019] By serializing a digital data stream using a serialized digital data stream, it is possible to efficiently and cost-effectively transmit multiple digitized operating values ​​or digitized partial operating values, which are generated, for example, from analog operating values ​​or analog partial operating values. In addition to the individual digitized operating values, the serialized digital data stream can also have a total digitized operating value as the sum of the digitized partial operating values ​​(and thus as a measure of the total electrical operating value). This advantageously leads to the reliable determination and transmission of the total operating value and thus eliminates the need for additional measurement of the analog total electrical operating value.

[0020] By combining individual digitized data streams into a serialized digital data stream, it is possible to eliminate multiple individual transmission paths for each digitized data stream from the operating values ​​or digitized partial operating values ​​of the closed-loop control unit or control unit used for electrical equipment (especially electrical converters), which are mostly digitized from analog operating values ​​or partial operating values. This is achieved by transmitting each digitized operating value or digitized partial operating value as an accumulated digital total operating value via a signal line through a single digitized transmission path.

[0021] Advantageous design approaches for the serialization method are given in the dependent claims.

[0022] In a first advantageous design of the serialization method, serialization of the first digital data stream and at least one other digital data stream is performed by means of a time shift of the respective clock frequencies of the first digital data stream and at least one other digital data stream.

[0023] The advantage of staggered implementation of different clock frequencies is that extending the data transmission of the first digital data stream and at least one other digital data stream during the serialization of the digitized data stream results in a smaller load on the electrical interference parameters in the signal line, especially at the signal output of the serialization unit constructed to serialize the digitized data stream, in order to improve electromagnetic compatibility (EMV).

[0024] This reduction in the load of electrical interference parameters in signal lines is achieved, for example, starting from the digital serialization unit, through an evaluation unit for evaluating the serialized digital data stream for further processing of digitized operating values, and finally to a processor unit for determining switching signals and controlling them by means of the drive circuitry of power semiconductor switches in the electrical converter.

[0025] In another advantageous design of the serialization method, the serialization of the first digital data stream and at least one other digital data stream is performed simultaneously by means of the corresponding clock frequencies of the first digital data stream and at least one other digital data stream.

[0026] The advantage of this design is that, in order to implement the serialization method, only a simultaneous clock with corresponding clock frequencies for the first digital data stream and at least one other digital data stream is required, which facilitates the implementation of the serialization method.

[0027] In another advantageous design of the serialization method, in addition to information about the first electrical operating value and at least one other electrical operating value, the serialized digital data stream also has additional information about the sum of operating values ​​consisting of the first electrical operating value and at least one other electrical operating value.

[0028] Therefore, it is particularly advantageous that the serialization method is especially useful for summing the partial electrical operating values ​​designed as electrical operating values, which are then summed into the total electrical operating value by means of the sum of the operating values.

[0029] Therefore, partial electrical operating values ​​of power semiconductor modules connected in parallel for one or more inverters, such as partial currents in individual phases of an electrical phase and total operating values ​​accumulated from partial operating values, such as the total current of an electrical phase formed by partial currents, can be transmitted to a closed-loop control unit or control unit constructed for this purpose, so as to be further processed in a closed-loop control algorithm or control algorithm for one or more inverters.

[0030] In another advantageous design of the serialization method, the first digital data stream and at least one other digital data stream have the same clock frequency as corresponding clock frequencies.

[0031] The advantage of choosing the same clock frequency for the digitized data stream is that the digitized operating value is uniformly weighted when summing to the total digitized operating value (i.e., summing the components of each electrical operating value as partial operating values ​​relative to the sum of the total electrical operating value).

[0032] This essentially avoids the drift of digital operating values, which represents electrical operating values ​​as partial operating values, and thus, in particular, avoids the distortion of these electrical operating values ​​in the total electrical operating value.

[0033] In another advantageous design of the serialization method, a first digital data stream and at least one additional digital data stream are generated from analog values ​​of electrical operating values ​​by means of sigma-delta (∑-Δ) conversion.

[0034] The generation of a 1-bit digital data stream from the analog value of the electrical operating value by means of sigma-delta conversion can advantageously provide a first digital data stream and at least one additional digital data stream for processing into a serialized digital data stream.

[0035] The sigma and delta conversions used within the serialization method to convert analog-to-digital electrical operating values ​​into digitized operating values ​​have the advantage of electrically isolating these operating values ​​in terms of signal guidance. This allows for subsequent evaluation of the serialized digital data stream for further processing using either the total electrical operating value or the digitized total operating value. The electrical or digitized operating values ​​can then be more accurately and quickly implemented for drivers that generate control signals and manipulate power semiconductor switches by applying various filters to the serialized digital data stream.

[0036] In another advantageous design of the serialization method, the electrical operating value is designed as a current value or an electrical value corresponding to the current value, especially a voltage value.

[0037] Current measurement is an important prerequisite for operating electrical converters in drive or distribution systems, for example, using closed-loop control or control algorithms. Here, current can be measured indirectly by the voltage drop across a resistor through which the current flows. Therefore, for serialization methods used in electrical converters, it is also advantageous to obtain, digitize, the voltage as an analog electrical operating value and convert it into a digitized serial data stream.

[0038] In another advantageous design of the serialization method, the first electrical operating value and at least one other electrical operating value are obtained as current values ​​by a current sensing device, particularly by means of a shunt resistor, a Hall sensor, or a GMR sensor.

[0039] In another advantageous design of the serialization method, for a first phase of the first phase of the electrical network, a first electrical operating value as a partial electrical operating value corresponds to a first partial current of the first power semiconductor module of the electrical converter, and for a second phase of the first phase of the electrical network, at least one additional electrical operating value as a further partial electrical operating value corresponds to a second partial current of the additional power semiconductor module of the electrical converter connected in parallel with the first power semiconductor module on the DC voltage loop.

[0040] This design is advantageously suited, particularly in electrical converters, for the parallel connection and operation of power semiconductor modules, wherein the individual electrical operating values ​​of the power semiconductor modules, such as partial currents in the phases of the electrical network, are first converted from analog operating values ​​to digital operating values, and further, a serialized digital data stream is generated from these digitized operating values, with the total digitized operating value serving as a measure of the total electrical operating value.

[0041] In another advantageous design form of the serialization method, an evaluation unit is used to convert digitized operating values ​​from the serialized digital data stream into closed-loop control values ​​for the processor unit, the digitized operating values ​​being associated with electrical operating values ​​and / or the sum of their operating values.

[0042] Unlike traditional solutions that present individual digitized data streams with corresponding operating values, this solution simply serializes a digitized data stream into the evaluation unit. This serialized digitized data stream contains information about both the individual electrical operating values ​​and the total electrical operating value. For a processor unit (which generates control signals, for example, for a power semiconductor module of an electrical converter), the evaluation unit transmits, for example, the actual values ​​of the electrical operating values ​​and / or the total electrical operating value.

[0043] Regarding additional data inputs (as is assumed to be necessary in the case of parallel power semiconductor modules), the expansion of evaluation units, such as those designed as ASICs or FPGAs (which are already used in electrical converters without parallel power semiconductor modules for further processing of digitized operating values), can be eliminated because the reception of digitized operating values ​​in the form of serialized digital data streams for each corresponding phase of the electrical network (especially in three-phase electrical networks) only requires one data input of the evaluation unit.

[0044] Compared to conventional methods that use the summation of digitized run values ​​(e.g., digital adder circuits), the serialization method according to the invention can thus avoid resolution loss of individual run values ​​and the total run value.

[0045] In another advantageous design form of the serialization method, especially for closed-loop control electrical converters, the evaluation unit forwards the closed-loop control values ​​to the processor unit.

[0046] The operating values ​​and / or total operating values ​​stored using a serialized digital data stream are forwarded by the evaluation unit to the processor unit in such a way that they are used, for example, as actual current values ​​for speed / torque closed-loop control or for current closed-loop control in electrical converters typically used in drive systems.

[0047] To address this task, a digital serialization unit is also proposed, which is configured to implement the serialization method according to the invention.

[0048] Digital serialization units used to implement serialization methods can be advantageously and cost-effectively integrated into conventional programmable components, such as ASICs, FPGAs, or CPLDs.

[0049] With the flexible design of the digital serialization unit for connection or wiring and the ease of programming in implementing the serialization method, the measurement components and applications for obtaining current and voltage can be used to detect additional operating parameters, such as for temperature detection, speed detection, or torque detection.

[0050] Therefore, the concept of "electrical operating parameters" is interpreted as such that another of these electrical operating parameters has an effect on the electrical operation of electrical structural elements, in this case, such as parallel power semiconductor modules of an electrical converter.

[0051] For example, temperature detection for power semiconductor modules should be mentioned. The temperature of a power semiconductor module can affect its switching characteristics and, in particular, its electrical characteristics from the perspective of closed-loop control technology.

[0052] In an advantageous design form of the digital serialization unit, the digital serialization unit includes an evaluation unit for evaluating the serialized digital data stream.

[0053] To address this task, an electrical converter with a digital serialization unit according to the invention is also proposed, wherein the electrical converter is configured as part of a drive system for the operation of an electric motor on an electrical network or as part of an energy supply system for converting electrical energy in an electrical network system. Attached Figure Description

[0054] The features, characteristics, and advantages of the present invention described above, as well as the ways and means of achieving these features, characteristics, and advantages, will become clearer and more apparent from the following description in conjunction with the embodiments, which are illustrated in more detail with reference to the accompanying drawings. As shown: Figure 1 A schematic diagram of a drive system is shown, which includes a power semiconductor module connected in parallel in an electrical converter and a serialization unit according to the invention for performing the serialization method according to the invention. Figure 2 Showing according to Figure 1 A schematic block diagram of the digital serialization method according to the present invention is shown. Figure 3 Showing according to Figure 1 or Figure 2 A first schematic diagram illustrating a serialization method, showing a first embodiment of a time series of clock frequencies for serializing a digital data stream. Figure 4 The following illustrates an alternative implementation of a time series of clock frequencies used for serialization via a digital data stream. Figure 1 or Figure 2 Another schematic diagram of the serialization method is shown in the table. Detailed Implementation

[0055] Figure 1 A schematic diagram of a drive system 26 is shown, which has a first power semiconductor module 17 and another power semiconductor module 19 connected in parallel in an electrical converter 4, and a digital serialization unit 9 according to the invention for performing the serialization method 1 according to the invention.

[0056] The method aspect for executing the serialization method 1 according to the invention relates to the operation of the power semiconductor modules 17, 19 of the electrical converter 4, the method aspect utilizing Figure 1 To describe.

[0057] Power semiconductor modules 17 and 19 are designed as bridge modules, for example, in a six-pulse bridge circuit. The bridge module has a first power semiconductor switch 28 of the first power semiconductor module 17 and a power semiconductor switch 29 of the other power semiconductor module 19.

[0058] Power semiconductor modules 17 and 19 are electrically connected to a DC voltage circuit 18 on the input side, which is typically the DC voltage intermediate circuit of an electrical converter 4 designed, for example, as a frequency converter.

[0059] The first power semiconductor module 17 is connected on the output side to the first phase L11 of the first phase L1 of the electrical network 25, the first phase L12 of the second phase L2 of the electrical network 25, and the first phase L13 of the third phase L3 of the electrical network 25.

[0060] The additional power semiconductor module 19 is connected on the output side to the second phase L21 of the first phase L1 of the electrical network 25, the second phase L22 of the second phase L2 of the electrical network 25, and the second phase L23 of the third phase L3 of the electrical network 25.

[0061] Therefore, the power semiconductor modules 17 and 19 in the electrical converter 4 are connected in parallel between the DC voltage loop 18 on the input side and the electrical network 25 on the output side.

[0062] Electrical network 25 is electrically connected to electric motor 27 as a three-phase power grid via first phase L1, second phase L2, and third phase L3. Electric motor 27 is part of drive system 26, acting as electrical converter 4, and is capable of operating with the aid of electrical converter 4.

[0063] With the aid of the shunt resistor 24 used herein, in operation, the first electrical operating value 6, in the form of the first portion current I11 of the first phase L11 of the first phase L11 of the first phase L11 for the first current I1 in the first phase L1, L12 and L13 of the phases L1, L2 and L3 of the electrical network 25, is measured at the first power semiconductor module 17, respectively; the first electrical operating value 6, in the form of the first portion current I12 of the first phase L2 of the second phase L2 for the second current I2 in the second phase L2, and the first electrical operating value 6, in the form of the first portion current I13 of the first phase L3 of the third phase L3 for the third current I3, is measured.

[0064] The partial currents I11, I12, and I13 measured as the first electrical operating value 6 in phases L11, L12, and L13 at the first power semiconductor module 17 are obtained as the electrical operating value 3 (here, an analog value) in the current detection device 16 and converted into a digitized data stream 2 by means of a sigma-delta converter 32. Each of these partial currents I11, I12, and I13 measured as the first electrical operating value 6 is respectively converted into a first digitized data stream 5.

[0065] Similarly, using the shunt resistor 24 as an example, during operation, in another power semiconductor module 19, in the second phases L21, L22, L23 of phases L1, L2, L3 of the electrical network 25, an additional electrical operating value 8 is measured as an electrical operating value 3 in the form of the second part current I21 of the second phase L21 of the first phase L1 with the first current I1 in the first phase L1, an additional electrical operating value in the form of the second part current I22 of the second phase L22 of the second phase L2 with the second current I2 in the second phase L2, and an additional electrical operating value in the form of the second part current I23 of the second phase L3 of the third phase L3 with the third current I3 is measured as an electrical operating value.

[0066] The partial currents I21, I22, and I23, measured as additional electrical operating values ​​6 in phases L21, L22, and L23 at another power semiconductor module 19, are obtained as electrical operating values ​​3 (here, analog values) in the current detection device 16 and converted into digital data streams 2 by means of a sigma-delta converter 32. Each of these partial currents I21, I22, and I23, measured as additional electrical operating values ​​8, is respectively converted into additional digital data streams 7.

[0067] Not only are the first portion currents I11, I12, I13 of the first sub-phases L11, L12, L13 of the electrical network 25 used as the first electrical operating value 6 of the first digitized data stream 5, but the second portion currents I21, I22, I23 of the second sub-phases L21, L22, L23 of the electrical network 25 used as the second digitized data stream 7 are also used as the second electrical operating value 8 of the second digitized data stream 7. These are supplied to the digital serialization unit 9 as digitized operating values ​​23. The digital serialization unit performs serialization 13 consisting of the first digitized data stream and the second digitized data streams 5 and 7 by means of serialization method 1 and generates a serialized digital data stream 11.

[0068] The serialized digital data stream 11, as the digitized data stream 2, contains not only the digitized operating values ​​23 of the various sub-phases L11, L12, L13, L21, L22, and L23 of the electrical network 25 (L1, L2, and L3), but also the sum 34 of the operating values ​​34 of the currents I1, I2, and I3 in phases L1, L2, and L3. This sum of operating values ​​is composed of the various sub-phases I11, I12, I13, I21, I22, and I23 of the corresponding currents I1, I2, and I3.

[0069] Therefore, for example, the first current I1 in the first phase L1 of the electrical network 25 is composed of the first electrical operating value 6 of the first digital data stream 5 in the form of the first part current I11 of the first current I1 in the first sub-phase L11 of the first phase L1, and the additional electrical operating value 8 of the other digital data stream 7 in the form of the second part current I21 of the first current I1 in the second sub-phase L21 of the first phase L1.

[0070] This processing method is implemented by combining all electrical operating values ​​3 or their digitized data stream 2 with partial currents I11, I12, I13, I21, I22, I23 from phases L1, L2, L3 of the electrical network 25, including phases L1, L2, L3, and phases L1, L2, L3, to generate a serialized digital data stream 11 and the sum of the operating values ​​contained therein, which is achieved.

[0071] The serialized digital data stream 11 is transmitted to the evaluation unit 20 as a digital data stream 2 with digitized running values ​​23 and a total running value 34.

[0072] The evaluation unit 20 extracts the required actual current values ​​from the serialized digital data stream 11 for the processor unit 21, specifically from the partial currents I11, I12, I13, I21, I22, I23 of phases L11, L21, L13, L21, L22, L23, or the currents I1, I2, I3 of phases L1, L2, L3 of the electrical network 25, and prepares these actual current values ​​as closed-loop control values ​​35 for the processor unit 21, such that, by means of, current closed-loop control, corresponding control signals 22 can be generated for the corresponding power semiconductor switches 28, 29 of the power semiconductor modules 17, 19 of the electrical converter 4.

[0073] exist Figure 2 The text shows the data according to... Figure 1 A schematic block diagram of the digital serialization method 1 according to the present invention.

[0074] With the execution based on Figure 1 The implementation scheme of serialization method 1 is associated with it, in Figure 2 The serialization method 1 is illustrated in more detail by taking an exemplary view of the first phase I11 and the second phase L21 of the first phase of the electrical network. The first and second phases are located at the output side of the power semiconductor modules 17 and 19 (as shown in...). Figure 1 As shown in the diagram, it is connected to the corresponding power semiconductor modules 17 and 19, according to... Figure 1The electrical network 25 has other phases L2 and L3 in addition to the first phase L1, and the other phases L2 and L3 are formed by other sub-phases L12, L13, L21 and L22 respectively.

[0075] Using a current detection device 16 and a shunt resistor 24 for the first phase L11 of the first phase of the electrical network, a first portion of the first current I11 of the first phase is measured as the electrical operating value 3 in the first phase L11, which represents the first electrical operating value 6.

[0076] The sigma-delta converter 32 generates a digital operating value 23 (a digital 1-bit current value) from the first electrical operating value 6 (an analog current value) as a digital data stream 2, which is designed to take the form of a first digital data stream 5 with a clock frequency of 10.

[0077] Using the current detection device 16 and shunt resistor 24 of the second phase L21 of the first phase of the electrical network, the second part of the first current I21 of the first phase is measured as the electrical operating value 3 in the second phase L21, which represents another electrical operating value 8.

[0078] The sigma-delta converter 32 generates a digital operating value 23 (a digital 1-bit current value) from another electrical operating value 8 (an analog current value in this case) as a digital data stream 2, which is designed to take the form of another digital data stream 7 with a clock frequency of 10.

[0079] The first digital data stream 5, which contains the first electrical operating value 6 (the first part of the first current of the first phase, I11), and the other digital data stream 7, which contains the other electrical operating value 8 (the other part of the first current of the first phase, I21), are transmitted to the digital serialization unit 9, which performs serialization 13 of the two digital data streams 5 and 7 by serialization method 1.

[0080] The serialization unit 9 generates a serialized digital data stream 11 as a digitized data stream 2 by means of a time offset 14 of the corresponding clock frequencies 10 of the digital data streams 5 and 7, or by means of simultaneous execution 15 of the corresponding clock frequencies 10 of the digital data streams 5 and 7. Ideally, the corresponding clock frequencies 10 of the digital data streams 5 and 7 are the same.

[0081] The serialized digital data stream 11 has a clock frequency 12 that is increased by the number of clock frequencies 10 of the first digital data stream and the other digital data streams 5 and 7.

[0082] In addition, the serialized digital data stream 11 has a total of two operating values ​​34, namely the first digital data stream 5 representing the first electrical operating value 6 and the other digital data stream 7 representing the other electrical operating value 8.

[0083] In this example, the total running value 34 is therefore the first current in the first phase of the electrical network, which is formed by the sum of the first portion of the first current I11 and the second portion of the first current I21 of the first current in the first phase.

[0084] In this embodiment, the evaluation unit 20 extracts the corresponding required actual current value of a portion of the current I11 from the serialized digital data stream 11 having an increased clock frequency for the processor unit 21 as a first electrical operating value 6, a portion of the current I21 from the phase L11 as another electrical operating value 8, and in particular extracts the first current of the first phase of the electrical network from the total operating value 34, which is formed by the sum of the first electrical operating value 6 and the other electrical operating value 8.

[0085] These electrical operating values ​​6, 8, and the sum of operating values ​​34 are processed as closed-loop control values ​​35 in the form of actual current values ​​for processor unit 21, so that, by means of, current closed-loop control, corresponding control signals 22 for the corresponding power semiconductor switches 28, 29 of the power semiconductor modules 17, 19 of the electrical converter can be generated.

[0086] The serialization method here is not limited to current values ​​as electrical operating values, but can also involve other operating values ​​that affect the operating characteristics or electrical parameters of the equipment, particularly through the parallel connection of electronic components, such as those in... Figure 1 The electronic components of the power semiconductor modules 17 and 19 shown in the electrical converter 4, and in Figure 2 The electronic components of power semiconductor modules 17 and 19.

[0087] This additional operating value acquisition and further processing can, for example, involve the temperature on the power semiconductor modules 17, 19.

[0088] Figure 3 Showing according to Figure 1 or Figure 2 A first schematic diagram of serialization method 1, having a first implementation of a time series in the form of a time-shift implementation 14 of clock frequencies 10, 30, 31 for digital data streams 2, 5, 7, for serializing digital data stream 13 into serialized digital data streams 2, 11.

[0089] According to Figure 3In the first diagram portion of the schematic illustration of serialization method 1, the first digital data stream 5 is shown as a digitized data stream 2, wherein the first digital data stream 5, as a digitized operating value 23, represents the first electrical operating value 6. Figure 1 or Figure 2 In some embodiments, it is, for example, the first portion of the first current I1 in the first phase L11 of the first current I1 of the first phase L1 of the electrical network 25.

[0090] The first digital data stream 5 has a first clock frequency of 30 as a clock frequency of 10.

[0091] According to Figure 3 In another diagrammatic portion of the schematic illustration of serialization method 1, the additional digital data stream 7 is shown as digitized data stream 2, wherein the additional digital data stream 7, as digitized operating value 23, represents the additional electrical operating value 8. Figure 1 or Figure 2 In the embodiment, it represents the second portion of the current I21 in the second phase L21 of the first current I1 in the first phase L1 of the electrical network 25.

[0092] The additional digital data stream 7 has an additional clock frequency 31 as clock frequency 10.

[0093] The first clock frequency 30 and the other clock frequency 31 have a clock frequency of 10. Figure 3 The embodiments are identical and are constructed in a time-staggered manner, such that if another clock frequency 31 has a low signal as a 1-bit data stream, then the first clock frequency 30 has a high signal as a 1-bit data stream, or if another clock frequency 31 has a high signal, then the first clock frequency 30 has a low signal.

[0094] According to Figure 3 In another diagram illustrating serialization method 1, the serialized digital data stream 11 generated by serialization 13 of digital data streams 5 and 7 is shown as digital data stream 2, where the serialized digital data stream 11 represents the digitized running value 23 as the sum of running values ​​34. Figure 1 or Figure 2 In the embodiment, the first current I1 in the first phase L1 of the electrical network 25 is represented as the sum of the first portion current I11 in the first phase L11 and the second portion current I21 in the second phase L21.

[0095] The serialized digital data stream 11 has a clock frequency 12 that is increased relative to the clock frequency 10 of the first clock frequency 30 of the first digital data stream 5 and the additional clock frequency 31 of the additional digital data stream 7, in this case, the clock frequency is doubled as the increased clock frequency 12. The number of the two clock frequencies 10 of the first digital data stream 5 and at least one additional digital data stream 7 here results in the doubling of the increased clock frequency 12 used for serializing the digital data stream.

[0096] During serialization 13, the data conversion of a first digital data stream 5 with a first electrical operating value 6 and another digital data stream 7 with another electrical operating value 8 to the serialized digital data stream 11 is achieved by means of data transfer D1.1, D1.2, D2.1, and D2.2.

[0097] Therefore, in the first data transmission D1.1, the first digital data stream 5 for the first electrical operating value 6 is typically read during the high signal period of the first clock frequency 30 (e.g., according to...). Figure 1 The first current I1 in the first phase L1 is the first part of the current I11 of the first phase L1 of the first phase L1 of the electrical network 25, and this first digital data stream is typically used by the serialized digital data stream 11 during the high signal period of the increased clock frequency 12.

[0098] Using an additional clock frequency 31 implemented with a time shift relative to the first clock frequency 30, additional digital data stream 7 for additional electrical operating value 8 (e.g., according to...) is typically read during the high signal period of the additional clock frequency 31 in the additional data transfer D2.1. Figure 1 The first current I1 in the first phase L1 is the second part of the current I21 in the second sub-phase L21 of the first phase L1 of the electrical network 25, and this additional digital data stream is typically used by the serialized digital data stream 11 during the high signal period of the increased clock frequency 12.

[0099] Using a time shift relative to another clock frequency 31, the first clock frequency 30 is subsequently implemented 14. In another data transfer D1.2, typically during the high signal period of the first clock frequency 30, the first digital data stream 5 for the first electrical operating value 6 is read again (e.g., according to...). Figure 1 The first current I1 in the first phase L1 is also the first part current I11 of the first sub-phase L11 of the first phase L1 of the electrical network 25, and this first digital data stream is typically used by the serialized digital data stream 11 during the high signal period of the increased clock frequency 12.

[0100] Using a subsequent time shift relative to the first clock frequency 30, an additional clock frequency 31 is implemented. In the additional data transfer D2.2, another digital data stream 7 for the additional electrical operating value 8 is typically read during the high signal period of the additional clock frequency 31 (e.g., according to...). Figure 1 The first current I1 in the first phase L1 is also the second part current I21 of the second sub-phase L21 of the first phase L1 of the electrical network 25, and this additional digital data stream is typically used by the serialized digital data stream 11 during the high signal period of the increased clock frequency 12.

[0101] For example, the data transmissions D1.1, D1.2, D2.1, and D2.2 are provided in a segmented manner with a cutoff region 33. In particular, during the edge transitions of the clock frequency 10 of the first clock frequency 30 of the first digital data stream 5 or the additional clock frequency 31 of the other digital data stream 7 and the increased clock frequency 12 of the serialized digital data stream 11, an unstable state can be obtained during the data transmissions D1.1, D1.2, D2.1, and D2.2, and therefore the data transmissions D1.1, D1.2, D2.1, and D2.2 are not performed during the cutoff region 33.

[0102] Utilizing Figure 3 The serialization method 1 shown in the embodiment, combined with the serialization method according to Figure 1 The first power semiconductor module is connected in parallel with the other power semiconductor modules 17 and 19, similarly performing the acquisition and serialization 13 of the electrical operating values ​​3 of the partial currents I12 and I22 in the phases L12 and 22 of the second phase L2 of the electrical network 25 (and converting the electrical operating values ​​into a serialized digital data stream 11 using the sum 34 of the operating values ​​of the second currents I2) and the acquisition and serialization 3 of the electrical operating values ​​3 of the partial currents I13 and I23 in the phases L13 and 23 of the third phase L3 of the electrical network 25 (and converting the electrical operating values ​​into a serialized digital data stream 11 using the sum 34 of the operating values ​​of the third currents I3).

[0103] It can also be similar to based on Figure 3 Combination Figure 1 In addition to the parallel connection of the first power semiconductor module and other power semiconductor modules 17, 19, other electrical operating values ​​are also obtained, for example, through the additional parallel connection of other power semiconductor modules and serialized in the serialized digital data stream 11.

[0104] Figure 4 The following diagram illustrates the simultaneous implementation of 15 and its serialization 13 into serialized digital data streams 2 and 11 using clock frequencies 10, 30, and 31 of digital data streams 2, 5, and 7. Figure 1 and Figure 2 Another illustrative diagram of serialization method 1.

[0105] According to Figure 4 In the first diagram portion of the schematic illustration of serialization method 1, the first digital data stream 5 is shown as a digitized data stream 2, wherein the first digital data stream 5, as a digitized operating value 23, represents the first electrical operating value 6. Figure 1 or Figure 2 In some embodiments, it is, for example, the first portion of the first current I1 in the first phase L11 of the first current I1 of the first phase L1 of the electrical network 25.

[0106] The first digital data stream 5 has a first clock frequency of 30 as a clock frequency of 10.

[0107] According to Figure 4 In another diagrammatic portion of the schematic illustration of serialization method 1, the additional digital data stream 7 is shown as digitized data stream 2, wherein the additional digital data stream 7 represents the additional electrical operating value 8 as digitized operating value 23. Figure 1 or Figure 2 In the embodiment, it represents an additional portion of the current I21 in the second phase L21 of the first current I1 of the first phase L1 of the electrical network 25.

[0108] The additional digital data stream 7 has an additional clock frequency 31 as clock frequency 10.

[0109] The first clock frequency 30 and the additional clock frequency 31 have a clock frequency of 10. Figure 4 The embodiments are identical and are constructed simultaneously with each other in the implementation 15, such that the first clock frequency 30 and the other clock frequency 31 simultaneously have high and low signals as 1-bit data streams.

[0110] In another diagrammatic section illustrating serialization method 1, the serialized digital data stream 11 generated by serialization 13 of digital data streams 5 and 7 is shown as digital data stream 2, wherein the serialized digital data stream 11 represents the digitized running value 23 as the sum of running values ​​34. Figure 1 In the embodiment, the first current I1 in the first phase L1 of the electrical network 25 is represented as the sum of the first portion current I11 in the first phase L11 and the second portion current I21 in the second phase L21.

[0111] The serialized digital data stream 11 has a clock frequency 12 that is increased relative to the first clock frequency 30 of the first digital data stream 5 and the additional clock frequency 31 of the additional digital data stream 7, in this case, the clock frequency is doubled as the increased clock frequency 12. The number of the two clock frequencies 10 of the first digital data stream 5 and the at least one additional digital data stream 7 here results in the doubling of the increased clock frequency 12 used for serializing the digital data stream.

[0112] During serialization 13, the data conversion between a first digital data stream 5 having a first electrical operating value 6 and a second digital data stream 7 having a second electrical operating value 8 is achieved by means of data transfers D1.1, D1.2, D2.1, and D2.2.

[0113] Therefore, in the first data transmission D1.1, the first digital data stream 5 with the first electrical operating value 6 is typically read during the high signal period of the first clock frequency 30 (e.g., according to...). Figure 1 The first current I1 in the first phase L1 is the first part of the current I11 of the first phase L1 of the first phase L1 of the electrical network 25, and this first digital data stream is typically used by the serialized digital data stream 11 during the high signal period of the increased clock frequency 12.

[0114] By simultaneously implementing 15 additional clock frequencies 31 and 30, in the additional data transfer D2.1, an additional digital data stream 7 with an additional electrical operating value 8 (e.g., according to...) Figure 1 The second portion of the current I21 of the second sub-phase L21 of the first phase L1 of the electrical network 25 for the first current I1 in the first phase L1 is typically read during the high signal period of the additional clock frequency 31 and is typically serialized during the high signal period of the increased clock frequency 12 and is used by the serialized digital data stream 11 of the additional clock frequency 12 for at least one clock cycle after being used by the serialized digital data stream 11 of the previous first data transfer D1.1 with the first digital data stream 5 having the first electrical operating value 6.

[0115] Utilizing the subsequent simultaneous implementation of the first clock frequency 30 and the additional clock frequency 31, the first digital data stream 5 having a first electrical operating value 6 is read again during the high signal period of the first clock frequency 30 in the additional data transmission D1.2 (e.g., according to...). Figure 1 The first current I1 in the first phase L1 is also the first part current I11 of the first sub-phase L11 of the first phase L1 of the electrical network 25, and this first digital data stream is typically used by the serialized digital data stream 11 during the high signal period of the increased clock frequency 12.

[0116] Utilizing the subsequent simultaneous implementation of the additional clock frequency 31 and the additional clock frequency 30, in the additional data transfer D2.2, an additional digital data stream 7 having an additional electrical operating value 8 (e.g., according to...) Figure 1 The second portion of the current I21 of the second sub-phase L21 of the first phase L1 of the electrical network 25 used for the first current I1 in the first phase L1 is usually read during the high signal period of the additional clock frequency 31 and is usually serialized during the high signal period of the increased clock frequency 12. At least one clock cycle after the serialized digital data stream 11 of the previous additional data transfer D1.2 uses the first digital data stream 5 with the first electrical operating value 6.

[0117] For example, the data transmissions D1.1, D1.2, D2.1, and D2.2 are provided in a segmented manner with a cutoff region 33. In particular, during the edge transitions of the clock frequency 10 of the first clock frequency 30 of the first digital data stream 5 or the additional clock frequency 31 of the other digital data stream 7 and the increased clock frequency 12 of the serialized digital data stream 11, an unstable state can be obtained during the data transmissions D1.1, D1.2, D2.1, and D2.2, and therefore the data transmissions D1.1, D1.2, D2.1, and D2.2 are not performed during the cutoff region 33.

[0118] Utilizing Figure 4 The serialization method 1 shown in the embodiment, combined with the serialization method according to Figure 1 The first power semiconductor module is connected in parallel with the other power semiconductor modules 17 and 19, similarly performing the acquisition and serialization 13 of the electrical operating values ​​3 of the partial currents I12 and I22 in the phases L12 and 22 of the second phase L2 of the electrical network 25 (and converting the electrical operating values ​​into a serialized digital data stream 11 using the sum 34 of the operating values ​​of the second currents I2) and the acquisition and serialization 3 of the electrical operating values ​​3 of the partial currents I13 and I23 in the phases L13 and 23 of the third phase L3 of the electrical network 25 (and converting the electrical operating values ​​into a serialized digital data stream 11 using the sum 34 of the operating values ​​of the third currents I3).

[0119] It can also be similar to based on Figure 4 Combination Figure 1 In addition to the parallel connection of the first power semiconductor module and other power semiconductor modules 17, 19, other electrical operating values ​​are also obtained, for example, through the additional parallel connection of other power semiconductor modules and serialized in the serialized digital data stream 11.

Claims

1. A serialization method (1) for digitizing a data stream (2) of electrical operating values (3), in particular electrical operating values (3) of an electrical converter (4), wherein - a first digital data stream (5) for a first electrical operating value (6) and at least one further digital data stream (7) for at least one further electrical operating value (8) are supplied to a digital serialization unit (9), - the first digital data stream and the at least one further digital data stream (5, 7) each have a clock frequency (10), - by means of serialization (13) of the first digital data stream and the at least one further digital data stream (5, 7), a serialized digital data stream (11) is generated by the digital serialization unit (9), - by determining the number of clock frequencies (10) of the first digital data stream and the at least one further digital data stream (5, 7), a clock frequency (12) is generated for the serialized digital data stream (11) which is increased by the number of clock frequencies (10), and - the serialized digital data stream (11) with the electrical operating values (3, 6, 8) designed as digitized operating values (23) is output by the digital serialization unit (9).

2. The serialization method (1) according to claim 1, wherein, The serialization (13) of the first digital data stream and the at least one further digital data stream (5, 7) is carried out by means of a time shift implementation (14) of the respective clock frequencies (10) of the first digital data stream and the at least one further digital data stream (5, 7).

3. The serialization method (1) according to claim 1, wherein, The serialization (13) of the first digital data stream and the at least one further digital data stream (5, 7) is carried out by means of a simultaneous implementation (15) of the respective clock frequencies (10) of the first digital data stream and the at least one further digital data stream (5, 7).

4. The serialization method (1) according to any one of the preceding claims, wherein, The serialized digital data stream (11) not only has information about the electrical operating values (3) of the first electrical operating value and the at least one further electrical operating value (6, 8), but also further information about an operating value sum (34) which is composed of the first electrical operating value and the at least one further electrical operating value (6, 8).

5. The serialization method (1) according to any one of the preceding claims, wherein, The first digital data stream (5) and the at least one further digital data stream (7) have the same clock frequency as the respective clock frequency (10).

6. The serialization method (1) according to any one of the preceding claims, wherein, The first digital data stream and the at least one further digital data stream (5, 7) are generated from analog values of the electrical operating values (3, 6, 8) by means of a sigma-delta conversion (32).

7. The serialization method (1) according to any one of the preceding claims, wherein, The electrical operating values (3, 6, 8) are designed as or correspond to current values, in particular voltage values.

8. The serialization method (1) according to claim 7, wherein, The first electrical operating value (6) and the at least one further electrical operating value (8) are obtained as current values by means of a current detection device (16), in particular by means of a shunt resistor (24) or a Hall sensor or a GMR sensor.

9. The serialization method (1) according to any one of claims 7 or 8, wherein, For a first partial phase (L11) of a first phase (L1) of an electrical network (25), the first electrical operating value (6) corresponds as a partial electrical operating value to a first partial current (I11) of a first power semiconductor module (17) of the electrical converter (4), and for a second partial phase (L21) of the first phase (L1) of the electrical network (25), the at least one further electrical operating value (8) corresponds as a further partial electrical operating value to a second partial current (I21) of a further power semiconductor module (19) of the electrical converter (4), which is connected in parallel to the first power semiconductor module (17) for a direct voltage circuit (18).

10. The serialization method (1) according to any one of the preceding claims, wherein, The digitized operating values (23) associated with the electrical operating values (3, 6, 8) and / or the operating value sum (34) of the electrical operating values are converted from the serialized digital data stream (11) by means of an evaluation unit (19) into closed-loop control values (35) for a processor unit (21).

11. The serialization method (1) according to claim 10, wherein, In particular for closed-loop control of the electrical converter (4), the closed-loop control values (35) are forwarded by the evaluation unit (20) to the processor unit (21).

12. A digital serialization unit (9) which is provided for implementing the serialization method (1) according to any one of claims 1 to 11.

13. The digital serialization unit (9) according to claim 12, comprising an evaluation unit (20) for evaluating the serialized digital data stream (11).

14. An electrical converter (4) having a digital serializing unit (9) according to claim 12 or 13, wherein, The electrical converter (4) is provided as part of a drive system (26) for the operation of an electrical motor (27) in an electrical network (25) or as part of an energy supply system for the conversion of electrical energy in an electrical network system.