A PCB circuit board and a manufacturing method thereof

By vertically embedding differential dual-line functional blocks on the PCB circuit board, an interlayer parallel differential structure is constructed, which solves the signal transmission delay problem caused by the non-parallel arrangement of differential dual lines and realizes stable transmission and high integrity of high-speed signals.

CN122421189APending Publication Date: 2026-07-17WUS PRINTED CIRCUIT (KUNSHAN) CO LTD

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
WUS PRINTED CIRCUIT (KUNSHAN) CO LTD
Filing Date
2026-06-04
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

Existing PCB circuit boards suffer from signal transmission delay and poor signal integrity due to the non-parallel arrangement of differential dual lines, making it difficult to meet the transmission requirements of ultra-high-speed signals.

Method used

By employing a differential dual-line function block, the first and second signal layers are vertically embedded on the mounting surface of the PCB circuit board. The high-speed lines on the two signal layers have overlapping projections, the same shape, and are equidistant. A common shield line is set on both sides of the high-speed line to construct an interlayer parallel differential structure, avoiding the problems of bent traces and trace width necking.

Benefits of technology

It achieves parallel paths for differential bi-line transmission, eliminates signal delay, ensures signal integrity, reduces signal crosstalk and impedance abrupt changes, and improves the stability and reliability of signal transmission.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122421189A_ABST
    Figure CN122421189A_ABST
Patent Text Reader

Abstract

本发明涉及电路板制造技术领域,具体提供了一种PCB电路板及其制造方法,包括:差分双线功能块嵌入PCB电路板安装面,内部设有垂直于安装面的第一信号层、第二信号层,两层之间设有第一绝缘层;第一高速线、第二高速线分别布置在两层信号层中,共同组成差分双线。第一高速线和第二高速线的输入、输出端处于同一外接侧面,该侧面与安装面平行,且线路投影相互重合;多层线路外形一致、等距排列,第一高速线的两侧均设置有屏蔽线,相邻的第一高速线共用一条屏蔽线,第二高速线以同样方式设置屏蔽线,以解决相关技术中的PCB电路板由于差分双线的非平行排布,导致传输信号延迟的问题。
Need to check novelty before this filing date? Find Prior Art