Input signal acquisition board card

By using redundant connections between primary and backup input boards and a signal voting mechanism, the problem of electromagnetic interference affecting input boards on high-speed trains has been solved, ensuring the reliability and safety of signal acquisition and guaranteeing the stability of train control.

CN223582349UActive Publication Date: 2025-11-21CHINA STATE RAILWAY GRP CO LTD +4
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202520059720.9
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2025-01-10
Publication Date
2025-11-21
Estimated Expiration
2035-01-10

AI Technical Summary

Technical Problem

Existing input boards on high-speed trains are susceptible to electromagnetic interference, leading to inaccurate signal acquisition and affecting the safety and reliability of train control.

Method used

The system employs redundant connections between primary and backup input boards. Each unit includes a signal input circuit, a self-test circuit, and a signal acquisition circuit. The main control chip performs signal voting to ensure the validity and reliability of the signals.

Benefits of technology

This improves the availability and reliability of the input signal acquisition board, ensuring normal operation even in the event of a primary board failure, preventing functional malfunctions, and enhancing the safety of train control.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223582349U_ABST
    Figure CN223582349U_ABST
Patent Text Reader

Abstract

The utility model discloses an input signal acquisition board card, which comprises a main system input board card and a standby system input board card, and the main system input board card and the standby system input board card are in redundant connection. The main system input board card comprises a main system main control chip and a plurality of main system units; the standby input board card comprises a standby main control chip and a plurality of standby units; each main system unit and each standby system unit respectively comprise a signal input circuit, a self-checking circuit and a signal acquisition circuit. According to the input signal acquisition board card architecture with hot standby redundancy and double-path decision, the main system input board card and the standby system input board card both carry out double-path voting, the main system input board card and the standby system input board card are hot standby for each other, the availability and the reliability of the input signal acquisition board card are greatly improved, and the effectiveness of input signals can be ensured.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The utility model relates to the technical field of collection board card especially relates to an input signal collection board card. BACKGROUND

[0002] On the motor train unit train, the device quantity of input output module is the most, distributes in the electrical cabinet of each compartment, is mainly responsible for train control network system and the instruction transmission, control etc. of non - intelligent device on the vehicle. The control and signal collection in the vehicle subsystem are all through the hard wire and are summarized to the electrical cabinet of each compartment, and then through the input output module completes the mutual communication with the motor network backbone network. The input output module is composed of control board card, communication board card, input board card, output board card etc.

[0003] At present, the circuit that input board card adopts is mostly fixed level input collection or fixed frequency single dynamic pulse sequence collection method. The defect of fixed level input collection is that when the electromagnetic interference is introduced by external environment, the fixed level signal will fluctuate, and the input system will collect the error level signal. UTILITY MODEL CONTENT

[0004] In view of the problems in the prior art, the utility model embodiment provides an input signal collection board card, and the utility model can ensure the effectiveness of the input signal.

[0005] The utility model embodiment provides an input signal collection board card, which comprises a main input board card, a backup input board card and an internal output control module, the main input board card and the backup input board card are redundantly connected.

[0006] The main input board card comprises a main control chip and a plurality of main units, and the main units are redundantly connected.

[0007] The backup input board card comprises a backup control chip and a plurality of backup units, and the backup units are redundantly connected.

[0008] Each main unit and each backup unit comprises a signal input circuit, a self-checking circuit and a signal collection circuit, the self-checking circuit of each unit is connected to the input end of the signal input circuit of the corresponding unit, and the signal input circuit of each unit is connected to the signal collection circuit of the corresponding unit.

[0009] The internal output control module is connected to the signal input circuit and the self-checking circuit of each unit.

[0010] The signal input circuit of each unit is connected to the input end of the input signal collection board card.

[0011] The signal collection circuit of each main unit is connected to the main control chip.

[0012] The signal acquisition circuit of each standby unit is connected with the standby master control chip respectively;

[0013] The main master control chip and the standby master control chip are connected with the output end of the input signal acquisition board card respectively.

[0014] In an embodiment, the main input board card comprises a main unit one and a main unit two, the main unit one comprises a first signal input circuit, a first self-checking circuit and a first signal acquisition circuit; the main unit two comprises a second signal input circuit, a second self-checking circuit and a second signal acquisition circuit.

[0015] In an embodiment, the first self-checking circuit comprises a first diode and a first photoelectric coupler, the first input end of the first photoelectric coupler is connected with the internal output control module, the second input end of the first photoelectric coupler receives the on-board level signal, the first output end of the first photoelectric coupler is grounded, the second output end of the first photoelectric coupler is connected with the positive pole of the first diode, and the negative pole of the first diode is connected with the first signal input circuit.

[0016] In an embodiment, the first signal input circuit comprises a second diode, a first voltage stabilizing diode, a first resistor, a second voltage stabilizing diode, a switch tube, a second photoelectric coupler, a second resistor and a third resistor, the positive pole of the second diode receives the input signal to be sampled, the negative pole of the second diode is connected with the first end of the first resistor, the second end of the first resistor is connected with the first end of the switch tube, the second end of the switch tube is connected with the internal output control module, the third end of the switch tube is connected with the positive pole of the second voltage stabilizing diode, and the negative pole of the second voltage stabilizing diode outputs the signal to be sampled; the second photoelectric coupler is a common structure of the first signal input circuit and the first signal acquisition circuit, the first input end of the second photoelectric coupler is connected with the first end of the third resistor, the second end of the third resistor is connected with the negative pole of the first voltage stabilizing diode, the positive pole of the first voltage stabilizing diode is connected with the first end of the first resistor, the second input end of the second photoelectric coupler receives the on-board level signal, the first output end of the second photoelectric coupler is connected with the first end of the second resistor, the second end of the second resistor is connected with the first end of the switch tube, and the second output end of the second photoelectric coupler is connected with the first signal acquisition circuit.

[0017] In an embodiment, the first signal acquisition circuit comprises a fourth resistor and a fifth resistor, the second output end of the second photoelectric coupler is connected with the first end of the fourth resistor, the second end of the fourth resistor is connected with the main master control chip, the first end of the fifth resistor is connected with the main master control chip, and the second end of the fifth resistor is grounded.

[0018] In one embodiment, the backup input board card comprises a backup unit 1 and a backup unit 2; the backup unit 1 comprises a third signal input circuit, a third self-checking circuit and a third signal acquisition circuit; the backup unit 2 comprises a fourth signal input circuit, a fourth self-checking circuit and a fourth signal acquisition circuit.

[0019] In one embodiment, the main input board card and the backup input board card are isolated from each other and independently powered.

[0020] In one embodiment, each unit of the main input board card and the backup input board card is isolated from each other and independently powered.

[0021] In one embodiment, each operation cycle of the input signal acquisition board card comprises a self-checking cycle and a sampling cycle; in the self-checking cycle, the input signal acquisition board card performs hardware self-checking; in the sampling cycle, the input signal acquisition board card performs signal acquisition.

[0022] In one embodiment, the main input board card, the backup input board card and the internal output control module all adopt TMS5701227 chips.

[0023] The utility model discloses an input signal acquisition board card, the input signal acquisition board card includes main line input board card, backup system input board card, internal output control module, the main line input board card with the backup system input board card carries out redundant connection, the main line input board card includes main line main control chip, a plurality of main line unit, each main line unit carries out redundant connection, the backup system input board card includes backup system main control chip, a plurality of backup system unit, each backup system unit carries out redundant connection, each main line unit and each backup system unit all include signal input circuit, self -checking circuit, signal acquisition circuit, the self -checking circuit of each unit is connected to the input end of the signal input circuit of corresponding each unit, and the signal input circuit of each unit is connected with the signal acquisition circuit of corresponding each unit, the internal output control module is connected with the signal input circuit and the self -checking circuit of each unit respectively, the signal input circuit of each unit is connected with the input end of the input signal acquisition board card respectively, the signal acquisition circuit of each main line unit is connected with the main line main control chip respectively, the signal acquisition circuit of each backup system unit is connected with the backup system main control chip respectively, the main line main control chip with the backup system main control chip is connected with the output end of the input signal acquisition board card respectively, the utility model discloses the input signal acquisition board card framework of hot spare redundancy, two -way decision, and the main line input board card and backup system input board card all carry out two -way voting, and the main line input board card and backup system input board card are each other's hot spare, greatly promote the usability and reliability of input signal acquisition board card, ensure the effectiveness of input signal, the input signal acquisition board card of the utility model can still guarantee the normal operation of basic function after the failure of main line input board card or backup system input board card arbitrary one, and does not cause function failure. BRIEF DESCRIPTION OF DRAWINGS

[0024] In order to more clearly illustrate the technical scheme in the embodiments of the utility model or prior art, below will be to the drawing needed to use in the embodiment or prior art description simple introduction, obviously, the drawing in the following description only some embodiments of the utility model, for ordinary skilled person in the art comes, under the premise of not paying creative labor, can also obtain other drawings according to these drawings.In the drawings:

[0025] Figure 1 It is the structure schematic diagram of the input signal acquisition board card in the embodiment of the utility model;

[0026] Figure 2 It is the self -checking circuit schematic diagram of the input signal acquisition board card in the embodiment of the utility model;

[0027] Figure 3 It is the signal input circuit and signal acquisition circuit schematic diagram of the input signal acquisition board card in the embodiment of the utility model;

[0028] Figure 4This is a schematic diagram of the self-test circuit, signal input circuit, and signal acquisition circuit of an input signal acquisition board according to an embodiment of the present utility model;

[0029] Figure 5 This is a timing diagram of the self-test signal and sampling signal of an input signal acquisition board in one embodiment of the present invention. Detailed Implementation

[0030] To make the objectives, technical solutions, and advantages of the embodiments of this utility model clearer, the embodiments of this utility model will be further described in detail below with reference to the accompanying drawings. Here, the illustrative embodiments of this utility model and their descriptions are used to explain this utility model, but are not intended to limit this utility model.

[0031] To facilitate understanding of the technical solution provided by this utility model, the research background of the technical solution of this utility model will be briefly explained below.

[0032] During train operation, a significant portion of the signals, particularly critical ones such as emergency braking, door locking status, driver's cab activation, and traction cutoff commands, require more reliable signal input boards for control. Existing input boards cannot guarantee the safety and reliability of these signals. Without sufficient safety margins and redundancy, signal errors or confusion can lead to erroneous train control operations and potentially cause major safety accidents.

[0033] To solve the above technical problems, such as Figure 1 As shown, this utility model embodiment provides an input signal acquisition board, which includes a main input board 19, a backup input board 20, and an internal output control module 21. The main input board 19 and the backup input board 20 are redundantly connected. After the signal to be sampled is connected to the input signal acquisition board through the terminal block, it passes through the reverse connection protection diode, and then is shunted by the resistor circuit before entering the main input board 19 and the backup input board 20 respectively.

[0034] The main system input board 19 includes a main system control chip 17 and several main system units (at least two, such as main system unit 13 and main system unit 14); each main system unit is redundantly connected; the main system control chip 17 performs signal voting on each main system unit and determines the output signal value of the main system input board 19.

[0035] The backup input board 20 includes a backup main control chip 18 and several backup units (at least two, such as backup unit 15 and backup unit 2 16); each backup unit is redundantly connected; the backup main control chip 18 performs signal voting on each backup unit and determines the output signal value of the backup input board 20.

[0036] The to-be-sampled signal enters the signal collection circuit of each unit of the main system input board card 19 and the backup system input board card 20, and is recorded by the main control chip of each system input board card. The main control chip of each system input board card simultaneously performs signal voting on the read signal value. The signal is valid only when the signal values read by the two are consistent. If not, a fault is reported. Specifically, the signal is valid when the signal jump condition is consistent within the preset operation period.

[0037] Each main system unit and each backup system unit comprises a signal input circuit, a self-checking circuit and a signal collection circuit. The self-checking circuit of each unit is connected to the input end of the signal input circuit corresponding to each unit, and the signal input circuit of each unit is connected to the signal collection circuit corresponding to each unit.

[0038] The input signal collection board card performs signal voting on the self-checking signal of the self-checking circuit collected by the signal collection circuit of each unit through the main control chip of each system.

[0039] The input signal collection board card performs signal voting on the to-be-sampled signal of the signal input circuit collected by the signal collection circuit of each unit through the main control chip of each system.

[0040] The internal output control module 21 is connected to the signal input circuit and the self-checking circuit of each unit, and periodically sends a control signal to the self-checking circuit and the signal input circuit of each unit.

[0041] The signal input circuit of each unit is connected to the input end of the input signal collection board card.

[0042] The signal collection circuit of each main system unit is connected to the main system main control chip 17.

[0043] The signal collection circuit of each backup system unit is connected to the backup system main control chip 18.

[0044] The main system main control chip 17 and the backup system main control chip 18 are connected to the output end of the input signal collection board card.

[0045] Specifically, as shown in Figure 1 and Figure 2 , the internal output control module 21 sends an output control signal A to the self-checking circuit, as shown in Figure 1 and Figure 3 , the internal output control module 21 sends an output control signal B to the signal input circuit. After the main control chip of each system input board card receives the self-checking signal (the signal in the photoelectric coupler in the self-checking circuit) of the self-checking circuit, it compares whether the jump condition of the collected signal is consistent with the preset condition. If consistent, the self-checking is successful, the hardware function is normal, otherwise a fault is reported.

[0046] In one embodiment, the utility model discloses at least two input board cards constitute redundant architecture, and one of input board cards is set as main series input board card, and other input board cards are set as backup series input board card. Each series input board card can adopt same specification, and each circuit of each series board card adopts same design. Main control chip and a plurality of units (each series input board card has at least two units to constitute redundant architecture) are arranged in main series input board card and backup series input board card, and each unit is connected redundantly, and main control chip is used for judging whether there is hardware failure and deciding output signal value. Each unit includes signal input circuit, self-checking circuit, signal acquisition circuit, and the input signal acquisition board card carries out signal voting to the self-checking signal of the self-checking circuit of the signal acquisition circuit of each unit through each series main control chip to realize hardware self-checking function, and carries out signal voting to the signal of the signal input circuit of each unit that the signal acquisition circuit acquires through each series main control chip to realize signal acquisition function. Compared with prior art, the input signal acquisition board card of the utility model adopts double redundant architecture, and the availability and reliability of input signal acquisition board card are greatly improved.

[0047] In one embodiment, as shown in Figure 1 The main series input board card 19 includes a main series first unit 13 and a main series second unit 14, the main series first unit 14 includes a first signal input circuit 1, a first self-checking circuit 2 and a first signal acquisition circuit 3, the main series second unit 14 includes a second signal input circuit 4, a second self-checking circuit 5 and a second signal acquisition circuit 6, the first self-checking circuit 2 is connected to the input end of the first signal input circuit 1, the first signal input circuit 1 is connected to the first signal acquisition circuit 3, and the second self-checking circuit 5 is connected to the input end of the second signal input circuit 4, and the second signal input circuit 4 is connected to the second signal acquisition circuit 6.

[0048] Specifically, taking the two main series units (the main series first unit 13 and the main series second unit 14) in the main series input board card 19 as an example, when there are three or more main series units in the main series input board card 19, the same circuit structure design is also adopted. The circuits of the units of the main series input board card and the backup series input board card can adopt the same design idea.

[0049] As shown in Figure 1 And Figure 4 Taking the main series first unit 14 in the main series input board card 19 of the input signal acquisition board card as an example, the first self-checking circuit 2 is connected to the input end of the first signal input circuit 1 through the anti-reverse first diode 101, so that the self-checking signal and the signal to be sampled of the first self-checking circuit 2 can be collected by the first signal acquisition circuit 3 in the same way. The first signal acquisition circuit 3 is connected to the first signal input circuit 1 through the second photoelectric coupler 108.

[0050] More specifically, the first self-checking circuit 2 comprises a first diode 101, a first optocoupler 102. The first input end of the first optocoupler 102 is connected with the internal output control module to receive the output control signal A, the second input end of the first optocoupler 102 receives the onboard 5V high-level signal, the first output end of the first optocoupler 102 is grounded, and the second output end of the first optocoupler 102 is connected with the anode of the first diode 101, and the cathode of the first diode 101 is connected with the first signal input circuit 1.

[0051] It is worth noting that the input signal to be sampled drives the optocoupler switch to be closed after the voltage stabilizing tube, so that the signal of the signal acquisition circuit is at a high level. At this time, the GPIO port of the master control chip recognizes this high level, that is, it is determined that the board card has signal input. However, if the switch tube is broken down or the circuit is open, the master control chip cannot determine whether the signal is correct, so the self-checking circuit is added at the signal input source. The addition of the self-checking circuit can ensure that the hardware through which the input signal to be sampled passes is working normally, and the self-checking circuit is connected to the input end of the signal input circuit, so that the self-checking signal and the signal to be sampled can be collected by the signal acquisition circuit in the same way. This design can avoid the interference of the self-checking signal of the self-checking circuit on the input signal to be sampled.

[0052] In one embodiment, taking the master input board card as an example, the control logic of the first self-checking circuit of the master one unit and the second self-checking circuit of the master two unit in the master input board card is as follows:

[0053] Step one, before collecting the input signal to be sampled each time, the internal output control module sends a self-checking enable signal to the first self-checking circuit of the master one unit and the second self-checking circuit of the master two unit in the self-checking period, so that the first self-checking circuit of the master one unit and the second self-checking circuit of the master two unit are maintained at a high level. The voltage source can be external to the master input board card or self-powered internally in the master input board card.

[0054] Step two, the master control chip reads the self-checking signals of the master one unit and the master two unit. If it is "1", it indicates that the master input board card is working normally at this time.

[0055] Step three, at the end of the self-checking period, the internal output control module stops sending the self-checking enable signal to the first self-checking circuit of the master one unit and the second self-checking circuit of the master two unit.

[0056] Step four, at this time, the master control chip reads the self-checking signals of the master one unit and the master two unit. If it is "0", it indicates that the master input board card is working normally at this time.

[0057] Step five, the first signal acquisition circuit of the main system unit and the second signal acquisition circuit of the main system unit start to collect the signal to be sampled.

[0058] In particular, the duration of step two and step four is set as a particular period combination (for example, set as 15 ms high level, 15 ms low level), which has certain identification characteristics, and can prevent the influence of external interference on self-checking. In addition, in order to improve efficiency, a self-checking period can be carried out after a plurality of sampling periods, and the specific allocation ratio (for example, sampling period: self-checking period = 10:1) is subject to the signal reliability requirement in operation.

[0059] More specifically, the first signal input circuit includes a second diode 103, a first voltage stabilizing diode 104, a first resistor 105, a second voltage stabilizing diode 106, a switch tube 107 (which can be a MOS tube, MOS is the abbreviation of Metal-Oxide-Semiconductor Field-Effect Transistor, MOS tube is a metal-oxide semiconductor field effect transistor, abbreviated as gold-oxygen field effect transistor), a second optoelectronic coupler 108, a second resistor 109, and a third resistor 110. The positive electrode of the second diode 103 receives the input signal C to be sampled, the negative electrode of the second diode 103 is connected to the first end of the first resistor 105, the second end of the first resistor 105 is connected to the first end of the switch tube 107, the second end of the switch tube 107 receives the output control signal B, the third end of the switch tube 107 is connected to the positive electrode of the second voltage stabilizing diode 106, and the negative electrode of the second voltage stabilizing diode 106 outputs the signal D to be sampled. The second optoelectronic coupler 108 is a common structure of the first signal input circuit 1 and the first signal acquisition circuit 3, the first input end of the second optoelectronic coupler 108 is connected to the first end of the third resistor 110, the second end of the third resistor 110 is connected to the negative electrode of the first voltage stabilizing diode 104, and the positive electrode of the first voltage stabilizing diode 104 is connected to the first end of the first resistor 105. The second input end of the second optoelectronic coupler 108 receives the on-board 5V high level signal, the first output end of the second optoelectronic coupler 108 is connected to the first end of the second resistor 109, and the second end of the second resistor 109 is connected to the first end of the switch tube 107. The second output end of the second optoelectronic coupler 108 is connected to the first signal acquisition circuit 3.

[0060] More specifically, the first signal acquisition circuit 3 includes a fourth resistor 111 and a fifth resistor 112, the first end of the fourth resistor 111 is connected to the second output end of the second optoelectronic coupler 108, the second end of the fourth resistor 111 is connected to the main system master chip 17, the first end of the fifth resistor 112 is connected to the main system master chip 17, the main system master chip 17 receives the signal E, and the second end of the fifth resistor 112 is grounded.

[0061] In each operation cycle, the GPIO interface (output control signal A) of the software controlled single-chip microcomputer generates the jump of "0" and "1", and the interface (output control signal B) of the software controlled single-chip microcomputer also generates the jump of "0" and "1" to make the switch tube 107 close or open. The GPIO (General Purpose Input Output) is also called IO port, which is composed of pins and function registers. The GPIO packaging is different in different architectures, and the number of pins and registers used is different. The utility model can be set according to needs.

[0062] In one embodiment, in the self-checking cycle, the self-checking circuit works, the GPIO interface (output control signal A) of the software controlled single-chip microcomputer generates the jump of "0" and "1", and the GPIO interface (output control signal B) of the software controlled single-chip microcomputer outputs low level to disconnect the switch tube 107. At this time, it can be ensured that the self-checking circuit works and is not affected by the signal to be sampled. When the output control signal A outputs high level, the level signal passes through the first optoelectronic coupler 102, the first optoelectronic coupler 102 collects the level signal, opens the internal switch and conducts the on-board 5V high level signal to the signal input circuit. At this time, the second optoelectronic coupler 108 is opened, the signal acquisition circuit collects high level, and the signal acquisition port of the main control chip reads "1". When the output control signal A outputs low level, the first optoelectronic coupler 102 is disconnected, and the signal acquisition circuit collects "0". The level jump mode of the signal acquisition circuit is consistent with the jump mode of the output control signal B, which proves that the signal input circuit can input high level and low level, and the signal acquisition circuit can read high level and low level.

[0063] In the sampling cycle, the self-checking circuit does not work. The GPIO interface (output control signal B) of the software controlled single-chip microcomputer outputs high level and low level according to a specific period, and then closes or disconnects the switch tube 107. When the input signal to be sampled is "1", the switch tube 107 is closed at this time, and the signal acquisition circuit collects "1"; the switch tube 107 is disconnected, and the signal acquisition circuit collects "0". The dynamic change value proves that the signal input circuit and the signal acquisition circuit are controllable, so the signal to be sampled can be "1". When the signal to be sampled is "0", the signal acquisition circuit directly collects "0", and does not jump with the jump of the GPIO interface (output control signal B). At this time, the collected level is "0".

[0064] In one embodiment, the backup input board card 20 comprises a backup unit 1 and a backup unit 2; the backup unit 1 comprises a third signal input circuit 7, a third self-checking circuit 8 and a third signal acquisition circuit 9; the backup unit 2 comprises a fourth signal input circuit 10, a fourth self-checking circuit 11 and a fourth signal acquisition circuit 12; the self-checking circuit of each unit is connected to the input end of the signal input circuit corresponding to each unit, and the signal input circuit of each unit is connected to the signal acquisition circuit corresponding to each unit. Specifically, the backup input board card 20 and the main input board card 19 adopt the same hardware design, which can ensure the accuracy of the output signal, and details are not repeated here.

[0065] Specifically, the input sampling signals are input into each unit of the main input board card 19 and the backup input board card 20 simultaneously, and there are four channels in total. In a normal case, the main input board card 19 works normally, and the backup input board card 20 works normally as a hot backup board card, but does not output any signal to the backplane bus. After the two input signals on the main input board card are collected by the signal acquisition circuit and analyzed by the main control chip, voting is performed. If the two signals on the main input board card are consistent, the signals are output to the backplane bus, and at this time, the backup input board card 20 only performs voting and does not output. If the voting of the two signals on the main input board card 19 fails (i.e., the two signals on the main input board card are inconsistent), fault information is output, and at this time, the central processing unit outputs the signal of the backup input board card 20 to the backplane bus, that is, the backup input board card 20 is switched to the main input board card 19.

[0066] It is worth noting that the condition of the main and backup board card switching of the utility model not only occurs when the voting of the main input board card 19 fails, but also includes but is not limited to the main input board card 19 hardware self-checking failure, the main input board card 19 power failure, the main input board card 19 main control chip 17 failure, etc. All software and hardware failures that cause the input sampling signal to fail will trigger the main and backup switching of the board card.

[0067] In one embodiment, the main input board card 19 and the backup input board card 20 are isolated from each other and independently powered.

[0068] Specifically, the main input board card 19 and the backup input board card 20 are independently powered and independently collect signals. This can ensure that the main input board card 19 and the backup input board card 20 do not interfere with each other, and when the main input board card 19 fails, the backup input board card 20 can also ensure that the input signal acquisition board card normally collects signals.

[0069] In one embodiment, each unit of the main input board card 19 and the backup input board card 20 is isolated from each other and independently powered. This can ensure that each unit does not interfere with each other, and when one unit fails, the other units can also ensure that the input signal acquisition board card normally collects signals.

[0070] Specifically, for the same signal collection channel, when the external environment enters the collection board card, it will be divided into four parts independently and without affecting each other, two parts will enter the two units of the main system input board card respectively, and the other two parts will enter the two units of the standby system input board card respectively, which can ensure that the voting is not disturbed by the common mode.

[0071] In an embodiment, each operation period of the input signal collection board card includes a self-checking period and a sampling period; in the self-checking period, the input signal collection board card performs hardware self-checking; in the sampling period, the input signal collection board card performs signal collection.

[0072] Specifically, as shown in Figure 5 each operation period can include a self-checking period and one or more sampling periods, for example, after 1 self-checking period, 1 sampling period is performed, the sampling period and the self-checking period do not overlap, or after 1 self-checking period, 10 sampling periods are performed continuously, which can be customized as needed, and a certain safety margin is provided between the self-checking period and the sampling period to avoid incorrect operation of train control caused by signal errors or confusion. In the self-checking period, the self-checking enable signal (output control signal A) is set to high level; in the sampling period, the to-be-sampled enable signal (output control signal B) is set to high level.

[0073] Table 1

[0074]

[0075] In an embodiment, the input signal collection board card periodically self-checks and dynamically collects signals, so when the to-be-sampled signal is "1" and the "1" and "0" collected by the signal collection circuit can change with the closing and opening of the switch tube 107, the dynamically changing high level has the highest credibility. Therefore, when a fault occurs in which system board card, the judgment standard is that the "dynamically changing high level" is the most optimal, followed by the collected "0".

[0076] Specifically, the sampling result voting is as shown in Table 1.

[0077] Specifically, when the sampling results of the main system one unit and the main system two unit of the main system input board card are both expected high level, the sampling result of the main system main control chip voting is "1", at this time the output sampling result is "1", indicating that the signal is valid.

[0078] When the sampling result of the main system one unit of the main system input board card is unexpected high level and the sampling result of the main system two unit is expected high level, the sampling result of the main system main control chip voting is "fault", at this time the main system input board card is reported to be faulty, and the standby system input board card is switched to the main system input board card.

[0079] When the sampling result of the main system unit one of the main system input board card is unexpected high level, and the sampling result of the main system unit two is expected high level, the sampling result of the main system master control chip voting is "fault", at this time, the main system input board card is reported to be faulty, and the standby system input board card is switched to the main system input board card.

[0080] When the sampling result of the main system unit one of the main system input board card is expected high level, and the sampling result of the main system unit two is unexpected high level, the sampling result of the main system master control chip voting is "fault", at this time, the main system input board card is reported to be faulty, and the standby system input board card is switched to the main system input board card.

[0081] When the sampling result of the main system unit one of the main system input board card is expected high level, and the sampling result of the main system unit two is low level, the sampling result of the main system master control chip voting is "fault", at this time, the main system input board card is reported to be faulty, and the standby system input board card is switched to the main system input board card.

[0082] When the sampling result of the main system unit one of the main system input board card is low level, and the sampling result of the main system unit two is expected high level, the sampling result of the main system master control chip voting is "fault", at this time, the main system input board card is reported to be faulty, and the standby system input board card is switched to the main system input board card.

[0083] When the sampling result of the main system unit one of the main system input board card is low level, and the sampling result of the main system unit two is low level, the sampling result of the main system master control chip voting is "0", at this time, the output sampling result is "0", indicating that the signal is valid.

[0084] In one embodiment, the main system input board card and the standby system input board card use the same voting logic.

[0085] In one embodiment, in order to ensure that the abnormality of the input signal is detected in a short time, an input result decision logic based on the main and standby system board cards is proposed. First, the main system unit one and the main system unit two of the main system input board card are used to compare the input signal, and the comparison result is used as the input signal of the main system master control chip. Figure 4 As can be known from the circuit, when the input signal is "1", in order to ensure the validity of the signal, the dynamic switching of the switching tube 107 in the circuit will produce a dynamic high-low level periodically controlled by the output control signal B. After the dynamic changing level is collected, it can be trusted as a valid "1" signal. When the input signal is "0", there is no voltage in the circuit at this time, so it is impossible to confirm whether the "0" signal is valid. Therefore, the comparison decision mechanism of the main system unit one and the main system unit two of the main system input board card is introduced here, as shown in Table 1.

[0086] In particular, based on the results of laboratory and application tests, the probability of the primary input board card and the backup input board card failing simultaneously when the input signal is "0" is extremely low, so if the sampling results of the primary and backup board cards are both "0", the signal can be trusted, and if the sampling results of the primary and backup board cards are "0" and "1" respectively, the signal "1" is confirmed to be trusted, and the board card with the sampling result "0" is a faulty board card.

[0087] In one embodiment, the primary input board card, the backup input board card, the internal output control module, and each unit adopt a TMS5701227 chip. Other chips can also be used, which are not listed here.

[0088] Specifically, the TMS5701227 chip is a high-performance automotive microcontroller. This chip integrates an ARM Cortex-R4F floating-point CPU, which can run at a frequency of up to 180MHz, providing a performance of 298DMIPS. The TMS5701227 chip is designed to meet the needs of safety systems, with a series of safety features, including lockstep dual CPU, CPU and memory BIST logic, ECC (Error Checking and Correction) on flash and data SRAM, parity on peripheral memory, and loopback capability on peripheral I / O. In addition, the chip also supports EMAC (Ethernet Media Access Control) function, and has 2x 12-bit ADC (Analog-to-Digital Converter) and 24 channels.

[0089] The utility model discloses a hot backup redundancy, two-way decision input signal acquisition board card framework, and the primary input board card and backup input board card are all carried out two-way voting, and the primary input board card and backup input board card are each other's hot backup, greatly promote the usability and reliability of input signal acquisition board card, can ensure the effectiveness of input signal. The input signal acquisition board card of the utility model can still guarantee the normal operation of basic function after the failure of primary input board card or backup input board card, and does not cause function failure.

[0090] The above specific embodiments further illustrate the purpose, technical solutions and beneficial effects of the utility model, and it should be understood that the above description is only a specific embodiment of the utility model and does not limit the protection scope of the utility model. Any modification, equivalent replacement, improvement, etc. within the spirit and principles of the utility model should be included in the protection scope of the utility model.

Claims

1. An input signal acquisition board, characterized in that, The input signal acquisition board includes a main input board, a backup input board, and an internal output control module. The main input board and the backup input board are redundantly connected. The main system input board includes a main system control chip and several main system units; each main system unit is redundantly connected. The backup input board includes a backup main control chip and several backup units; each backup unit is redundantly connected. Each main system unit and each backup system unit includes a signal input circuit, a self-test circuit, and a signal acquisition circuit. The self-test circuit of each unit is connected to the input terminal of the corresponding signal input circuit of each unit, and the signal input circuit of each unit is connected to the corresponding signal acquisition circuit of each unit. The internal output control module is connected to the signal input circuit and self-test circuit of each unit respectively; The signal input circuit of each unit is connected to the input terminal of the input signal acquisition board; The signal acquisition circuit of each main system unit is connected to the main system control chip respectively; The signal acquisition circuit of each backup unit is connected to the backup main control chip; The main control chip and the backup control chip are respectively connected to the output terminal of the input signal acquisition board.

2. The input signal acquisition board as described in claim 1, characterized in that, The main input board includes a main unit 1 and a main unit 2. The main unit 1 includes a first signal input circuit, a first self-test circuit, and a first signal acquisition circuit. The main unit 2 includes a second signal input circuit, a second self-test circuit, and a second signal acquisition circuit.

3. The input signal acquisition board as described in claim 2, characterized in that, The first self-test circuit includes a first diode and a first optocoupler. The first input terminal of the first optocoupler is connected to the internal output control module. The second input terminal of the first optocoupler receives the onboard level signal. The first output terminal of the first optocoupler is grounded. The second output terminal of the first optocoupler is connected to the positive terminal of the first diode. The negative terminal of the first diode is connected to the first signal input circuit.

4. The input signal acquisition board as described in claim 3, characterized in that, The first signal input circuit includes a second diode, a first Zener diode, a first resistor, a second Zener diode, a switching transistor, a second optocoupler, a second resistor, and a third resistor. The anode of the second diode receives the input signal to be sampled, the cathode of the second diode is connected to the first terminal of the first resistor, the second terminal of the first resistor is connected to the first terminal of the switching transistor, the second terminal of the switching transistor is connected to the internal output control module, the third terminal of the switching transistor is connected to the anode of the second Zener diode, and the cathode of the second Zener diode outputs the signal to be sampled. The second optocoupler is a shared structure of the first signal input circuit and the first signal acquisition circuit. The first input terminal of the second optocoupler is connected to the first terminal of the third resistor, the second terminal of the third resistor is connected to the negative terminal of the first Zener diode, the positive terminal of the first Zener diode is connected to the first terminal of the first resistor, the second input terminal of the second optocoupler receives the onboard level signal, the first output terminal of the second optocoupler is connected to the first terminal of the second resistor, the second terminal of the second resistor is connected to the first terminal of the switching transistor, and the second output terminal of the second optocoupler is connected to the first signal acquisition circuit.

5. The input signal acquisition board as described in claim 4, characterized in that, The first signal acquisition circuit includes a fourth resistor and a fifth resistor. The second output terminal of the second optocoupler is connected to the first terminal of the fourth resistor. The second terminal of the fourth resistor is connected to the main control chip. The first terminal of the fifth resistor is connected to the main control chip. The second terminal of the fifth resistor is grounded.

6. The input signal acquisition board as described in claim 1, characterized in that, The backup input board includes a backup unit one and a backup unit two; the backup unit one includes a third signal input circuit, a third self-test circuit, and a third signal acquisition circuit; the backup unit two includes a fourth signal input circuit, a fourth self-test circuit, and a fourth signal acquisition circuit.

7. The input signal acquisition board as described in claim 1, characterized in that, The primary input board and the backup input board are isolated from each other and powered independently.

8. The input signal acquisition board as described in claim 1, characterized in that, Each unit of the primary input board and the backup input board is isolated from each other and powered independently.

9. The input signal acquisition board as described in claim 1, characterized in that, Each operation cycle of the input signal acquisition board includes a self-test cycle and a sampling cycle; during the self-test cycle, the input signal acquisition board performs a hardware self-test; during the sampling cycle, the input signal acquisition board performs signal acquisition.

10. The input signal acquisition board as described in any one of claims 1-9, characterized in that, The main input board, the backup input board, and the internal output control module all use the TMS5701227 chip.