Novel linear voltage stabilizing circuit

By designing the resistor and capacitor values ​​in the combined circuit, the problem of linear regulators failing to operate normally under low voltage drop conditions was solved, achieving stable power supply voltage output and reducing costs.

CN223624558UActive Publication Date: 2025-12-02HIENT POWER TECH CO LTD +1
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202423316971.5
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-12-31
Publication Date
2025-12-02
Estimated Expiration
2034-12-31

AI Technical Summary

Technical Problem

The existing linear regulators cannot work properly under low dropout conditions, and LDO-type chips are expensive.

Method used

A circuit consisting of transistor Q1, ICTL431, surface mount capacitors C2 and C3, surface mount resistors R1, R2, and R3, and electrolytic capacitors C1 and C4 is used to achieve a stable 3.3V output by adjusting the values ​​of the resistors and capacitors.

Benefits of technology

Achieving stable power supply voltage output under low voltage drop conditions reduces costs.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223624558U_ABST
    Figure CN223624558U_ABST
Patent Text Reader

Abstract

The utility model provides a novel linear voltage stabilizing circuit, and relates to the technical field of linear voltage stabilizing circuits, which comprises a triode Q1, an ICTL431, chip capacitors C2 and C3, chip resistors R1, R2 and R3, and electrolytic capacitors C1 and C4. The triode Q1 is connected with a 5V power supply, the resistor R1 and the resistor R2, the electrolytic capacitor C1 is connected with the 5V power supply and the resistor R1, the capacitor C2 is connected with the resistor R1, the triode Q1 and the R pin of the IC TL431, the resistor R2 is connected with the resistor R3, the triode Q1, the electrolytic capacitor C4 and the R pin of the IC TL431, and the capacitor C4 is connected with the resistor R2. According to the utility model, the resistance value of R1 is 1K, the resistance value of R3 is 3.24 K, the resistance value of R2 is 10K, the capacitance value of C1 is 100U, the capacitance value of C2 is 104 (0.1 U), the capacitance value of C3 is 103 (0.01 U), and the capacitance value of C2 is 22U, so that stable 3.3 V output is obtained.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This utility model relates to the field of linear voltage regulator circuit technology, and in particular to a novel linear voltage regulator circuit. Background Technology

[0002] A voltage regulator circuit is an electronic circuit used to convert an input voltage into a constant output voltage. It maintains the output voltage at a stable level by adjusting the operating state of internal transistors or field-effect transistors, even if the input voltage or load current changes.

[0003] The existing novel linear voltage regulator circuit has the following shortcomings:

[0004] Traditional linear regulators, such as the 78xx series chips, require the input voltage to be 2V to 3V higher than the output voltage; otherwise, they cannot function properly. However, in some cases, this condition is obviously too demanding. For example, in a 5V to 3.3V conversion, the input-output voltage difference is only 1.7V, which is clearly insufficient. LDO-type power conversion chips can meet this requirement, but they are expensive. Therefore, a new type of voltage regulator circuit that is low-cost and can maintain a low voltage drop was designed. Utility Model Content

[0005] The purpose of this invention is to solve the problem that, for example, when converting 5V to 3.3V, the input and output voltage difference is only 1.7V, which is obviously insufficient. While LDO-type power conversion chips can meet this requirement, they are expensive. Therefore, a new type of linear voltage regulator circuit is proposed.

[0006] To achieve the above objectives, this utility model adopts the following technical solution: a novel linear voltage regulator circuit, comprising: transistor Q1, ICTL431, surface mount capacitors C2 and C3, surface mount resistors R1, R2, and R3, and electrolytic capacitors C1 and C4; transistor Q1 is connected to a 5V power supply, resistors R1 and R2, electrolytic capacitor C1 is connected to a 5V power supply, and R1, capacitor C2 is connected to resistor R1, transistor Q1, and ICTL431 pin R, resistor R2 is connected to resistor R3, transistor Q1, electrolytic capacitor C4, and ICTL431 pin R, and capacitor C4 is connected to resistor R2.

[0007] Compared with the prior art, the advantages and positive effects of this utility model are as follows:

[0008] 1. In this utility model, a stable 3.3V output is obtained by using resistors R1 (1K), R3 (3.24K), R2 (10K), C1 (100U), C2 (104 (0.1U), C3 (103 (0.01U)), and C2 (22U). Attached Figure Description

[0009] Figure 1 This is a circuit diagram of an embodiment of the novel linear voltage regulator circuit of this utility model. Detailed Implementation

[0010] To better understand the above-mentioned objectives, features, and advantages of this utility model, the present utility model will be further described below with reference to the accompanying drawings and embodiments. It should be noted that, unless otherwise specified, the embodiments and features described in these embodiments can be combined with each other.

[0011] Many specific details are set forth in the following description in order to provide a full understanding of the present invention. However, the present invention may also be implemented in other ways different from those described herein. Therefore, the present invention is not limited to the specific embodiments disclosed in the following specification.

[0012] Example 1, such as Figure 1 As shown, a novel linear voltage regulator circuit includes: transistor Q1, ICTL431, surface mount capacitors C2 and C3, surface mount resistors R1, R2, and R3, and electrolytic capacitors C1 and C4. Transistor Q1 is connected to a 5V power supply, resistors R1 and R2, electrolytic capacitor C1 is connected to the 5V power supply, and resistor R1. Capacitor C2 is connected to resistor R1, transistor Q1, and pin R of ICTL431. Resistor R2 is connected to resistor R3, transistor Q1, electrolytic capacitor C4, and pin R of ICTL431. Capacitor C4 is connected to resistor R2.

[0013] The overall effect of Embodiment 1 is that the combination of multiple components can form a power supply regulation and signal processing circuit, which is used to provide a stable power supply voltage for the load, while ensuring the accuracy and stability of the voltage through a feedback mechanism, and can perform appropriate coupling and filtering processing on the signal.

[0014] Working principle: This linear voltage regulator circuit obtains a stable 3.3V output by using resistors R1 (1K), R3 (3.24K), R2 (10K), C1 (100U), C2 (104 (0.1U)), C3 (103 (0.01U)), and C4 (22U).

[0015] The above description is merely a preferred embodiment of the present utility model and is not intended to limit the present utility model in any other way. Any person skilled in the art may make changes or modifications to the above-disclosed technical content to create equivalent embodiments for application in other fields. However, any simple modifications, equivalent changes, and modifications made to the above embodiments based on the technical essence of the present utility model without departing from the technical solution of the present utility model shall still fall within the protection scope of the technical solution of the present utility model.

Claims

1. A novel linear voltage regulator circuit, characterized in that, include: Transistor Q1, ICTL431, surface mount capacitors C2 and C3, surface mount resistors R1, R2, and R3, electrolytic capacitors C1 and C4; The transistor Q1 is connected to a 5V power supply, resistors R1 and R2. The electrolytic capacitor C1 is connected to the 5V power supply and R1. The capacitor C2 is connected to resistor R1, transistor Q1, and ICTL431 pin R. The resistor R2 is connected to resistor R3, transistor Q1, electrolytic capacitor C4, ICTL431 pin R. The capacitor C4 is connected to resistor R2.