Semiconductor design support system
The semiconductor design support system addresses defects and complexity in chiplet packaging by using AI to analyze and optimize manufacturing processes, enhancing yield and reducing production time.
Patent Information
- Authority / Receiving Office
- JP · JP
- Patent Type
- Applications
- Current Assignee / Owner
- RAPIDUS CORP
- Filing Date
- 2024-12-10
- Publication Date
- 2026-06-22
AI Technical Summary
The production of semiconductor chips faces challenges such as increased defects due to advanced microfabrication, leading to lower yield rates, especially in large-scale circuits, and the complexity of packaging multiple chiplets and testing them, which prolongs the design and production time.
A semiconductor design support system that includes a wafer processing unit, packaging process unit, and analysis unit to manage and optimize the manufacturing and packaging processes, utilizing AI models to analyze design and manufacturing data for defect analysis and process corrections.
This system shortens the time required from semiconductor design to production by identifying defects and optimizing processes, improving yield and reducing the overall cycle time through AI-assisted design and manufacturing coordination.
Smart Images

Figure 2026101076000001_ABST