An intelligent edge processing method with logical relationship power switch quantity

By employing intelligent edge processing methods in the power system, combined with AND gates and XOR circuits, real-time identification of switch changes and judgment of logical relationships are achieved, solving the problems of large network bandwidth consumption and low transmission rate in existing technologies, and realizing efficient switch status monitoring and logical relationship early warning.

CN115714796BActive Publication Date: 2026-03-17HONGGUANG ELECTRIC GROUP CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202211581660.4
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-12-10
Publication Date
2026-03-17
Estimated Expiration
2042-12-10

AI Technical Summary

Technical Problem

In existing power systems, switch status identification relies on remote backend processing, resulting in high network bandwidth consumption, low transmission rate, high latency, and high maintenance costs after a fault, making it difficult to achieve real-time switch status monitoring and logical relationship judgment.

Method used

By employing an intelligent edge processing method, the system combines intelligent electronic devices with gateway memory using AND gate circuits and XOR circuits to identify switch changes in real time and perform logical relationship judgments. Switch data that conforms to the logical relationship is stored in the gateway memory, and the change information of out-of-position or reverse-positioned switches is transmitted to the remote backend in real time.

Benefits of technology

It improves the efficiency of switch status processing, reduces network bandwidth usage, lowers latency and maintenance costs, and enables real-time monitoring of switch status and timely early warning of logical relationships.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115714796B_ABST
    Figure CN115714796B_ABST
Patent Text Reader

Abstract

The application provides an intelligent edge processing method with logical relationship power switch quantity, and the specific steps include: S1, two input ports are formed by collecting signals and high level signals, and the signals are stored in gateway memory through an AND gate circuit as current data of switches; the data stored in the gateway is expressed as follows: A x ={S1, S2, S3, S4, S5...S n} (1); S2, the data of all current switches are re-collected at a preset switch collection frequency; the data set is: A' x ={S'1, S'2, S'3, S '4 , S'5...S' n} (3); S3, if S n +S' n =0, it is indicated that the switch is not in a variable position, the result is input into the gateway memory as a feedback signal, and the switch state at the latest time is updated; if S n +S' n =1, it is indicated that the switch has been in a variable position, the signal is sent to a background in real time, and a power system topology is updated according to the signal.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of power system technology, and more specifically to an intelligent edge processing method for power switching quantities with logical relationships. Background Technology

[0002] Modern power systems contain numerous switching devices such as disconnectors and circuit breakers. The real-time status of these devices directly reflects the operating status of the power system, currently mostly using binary (binary "1" represents the switch in the "closed" position, and binary "0" represents the switch in the "open" position). When a switch in the system changes position, the power automation system needs to be able to identify the switch's position change in real time and perform power system topology updates for purposes such as power flow calculations and state analysis. Secondly, some switches have logical requirements for being in the same or opposite position. The power automation system needs to identify the positional correlation of switch quantities with logical relationships and issue timely warnings when state errors are detected. Currently, such as... Figure 1 As shown, the switch position is collected by the intelligent electronic device, sent to the aggregator through the communication network, and then transmitted to the remote backend after all switch states have been collected.

[0003] After aggregating the states of all switches in the power system, current power systems largely employ software programming and other methods for automatic switch state identification. The logic for determining switch states is primarily based on a global assessment of the power system topology.

[0004] Currently, power system data acquisition technology for switch states requires intelligent electronic devices to collect the position status of all switches before transmitting the data to the backend power automation system via communication networks. Previously, monitoring and identifying these switch states was done manually, which was labor-intensive and prone to errors. With the increasing intelligence of power systems, software programming has been used for switch state identification and monitoring. However, this requires collecting data from all switches, analyzing and processing it, and then transmitting the processing commands back to the corresponding switches. This results in complex algorithms, large data flows, low transmission rates, latency, and significant network bandwidth consumption. The core of existing technology lies in the remote backend system; if the remote backend network or other factors fail, the negative impact is widespread, the repair workload is heavy, and the maintenance costs are high. Summary of the Invention

[0005] The purpose of this invention is to provide an intelligent edge processing method for power switch quantities with logical relationships, thereby improving the processing efficiency of power switches and reducing network bandwidth.

[0006] To achieve the above objectives, a smart edge processing method for power switching quantities with logical relationships is provided, comprising a power distribution network topology, wherein the power distribution network topology includes one or more switch groups, each switch group includes one or more switches, and each switch group is connected to a smart electronic device, characterized in that the specific steps include:

[0007] S1 will input the signals and high-level signals collected from the smart electronic device into the AND gate circuit for AND gate calculation, and store the result of the AND gate calculation into the gateway memory through the output terminal of the AND gate circuit as the current data of the switch;

[0008] The current set of data for the switches stored in the gateway's memory is represented as follows:

[0009] A x ={S1, S2, S3, S4, S5...S n}(1)

[0010] In expression (1), A x S represents the x-th switch group, where x is a positive integer. n This represents the current data of the nth switch, where n is a positive integer, and the current data of the switch is represented by binary "0" and "1".

[0011] The current data of the switches corresponding to x groups of switches stored in the gateway are sequentially formed into a long array of "0" and "1" as the input signal of the logic gate circuit.

[0012] S2 collects data from all current switches at a preset sampling frequency and sends it to the logic gate circuit; the data set entering the logic gate circuit is:

[0013] A' x ={S'1, S'2, S'3, S'4, S'5...S' n}(2;

[0014] In expression (2), A' x S' represents the x-th switch group, where x is a positive integer. n This represents the data of the nth switch;

[0015] The data sets corresponding to x groups of switches that enter the logic gate circuit are sequentially formed into a long array set consisting of "0" and "1";

[0016] S3 inputs the long array set into the logic gate circuit and performs an XOR operation with the acquired long array set;

[0017] If S n +S' n=0 indicates that the switch has not changed position. This result is used as a feedback signal to input into the gateway memory and the long array set is updated to make the switch state the latest time.

[0018] If S n +S' n =1 indicates that the switch has changed position. This signal is sent to the remote backend in real time, and the power system topology is updated based on this signal.

[0019] Furthermore, a specific switch S is selected from the switch group. p Based on the distribution network topology, there are i corresponding switches in logical relationship, and their data set expression is:

[0020] {T 11 T 12 T 13 T 14 T 15 ...T 1i}(3;

[0021] There are also j inverted switches, whose data set expression is:

[0022] {F 11 F 12 F 13 F 14 F 15 ...F 1j}(4).

[0023] Furthermore, if a specific switch S p If no position change occurs, the non-position switch signal is fed back to the gateway memory. The specific switch stored in the gateway memory inputs the signal into the logic gate circuit and performs an XOR operation with the digital signals input by the same-position switch and the opposite-position switch.

[0024] If S p ⊕T 11 ⊕T 12 ⊕T 13 ⊕T 14 ⊕T 15 ⊕...T 1i =0;

[0025] and S p ⊕ F 11 ⊕F 12 ⊕F 13 ⊕F 14 ⊕F 15 ⊕...F 1j =1;

[0026] This indicates that the switch conforms to the logical relationship, and the switch data is fed back to the gateway memory;

[0027] If S1 ⊕ T 11 ⊕T 12 ⊕T 13 ⊕T 14 ⊕T 15 ⊕...T 1i =1;

[0028] And S1 ⊕ F 11 ⊕F 12 ⊕F 13 ⊕F 14 ⊕F 15 ⊕...F 1j =0;

[0029] This indicates that the switch does not conform to logical relationships, and the warning information is transmitted to the remote backend for timely processing and analysis of the switch malfunction.

[0030] Furthermore, if a specific switch S p If a change in position has occurred, the corresponding switch in the same position should also change position, and the corresponding switch in the opposite position should not operate. The following algorithm is used to determine the switch logic relationship.

[0031] If T 1i ⊕ T' 1i =1,

[0032] F 1j ⊕ F' 1j =0;

[0033] The instruction manual states that this switch conforms to the logical relationship, and the switch feedback is sent to the gateway memory; where;

[0034] If T 1i ⊕ T' 1i =0,

[0035] F 1j ⊕ F' 1j =1;

[0036] This indicates that the switch does not conform to logical relationships, and the warning information is transmitted to the remote backend for timely processing and analysis of the switch malfunction;

[0037] Among them, T' 1i This is the data after the position change of the same-position switch; F' 1j This is the data after the reverse position switch changes position.

[0038] Furthermore, the intelligent electronic device is an IED intelligent electronic device.

[0039] Furthermore, a switch with the same state logic as a single switch refers to all switches with the same state logic as a single switch, while a switch with the opposite state logic refers to all switches or circuit breakers with the opposite state logic as a single switch.

[0040] Furthermore, the switch state refers to the closed or open state of the switch.

[0041] Furthermore, the preset sampling frequency is achieved through a timer.

[0042] The above-described method identifies switch position changes and transmits the changes to the remote backend in real time. For switches without position changes, it only records the latest switch status information to reduce the memory space of the smart power gateway and periodically sends the current switch status to the remote backend at a lower frequency, saving bandwidth. It adopts a switch logical relationship discrimination method based on the topology of the entire distribution network system. By dividing switches with logical relationships into two logical groups according to "same position" and "opposite position", the collected switch status is judged in one go according to these two logical groups. If a logical relationship mismatch occurs, an early warning information is transmitted to the remote backend in real time.

[0043] Instruction manual illustrations

[0044] Figure 1 This is a flowchart illustrating the status processing of existing power switching quantities.

[0045] Figure 2 This is a flowchart illustrating the state processing of intelligent power switching quantities according to the present invention.

[0046] Figure 3 This is a ternary logic diagram representing the power switch state.

[0047] Figure 4 Block diagram for identifying switch position changes in a smart gateway.

[0048] Figure 5 This is a block diagram for determining the logic relationship between switches. Detailed Implementation

[0049] The present invention will now be described in further detail with reference to the accompanying drawings and specific embodiments.

[0050] like Figures 2 to 4 As shown, an intelligent edge processing method for power switching quantities with logical relationships includes a distribution network topology. The distribution network topology includes one or more switch groups, each switch group includes one or more switches, and each switch group is connected to an intelligent electronic device, which is an IED (Intelligent Electronic Device). Specific steps include...

[0051] S1 as Figure 4 As shown, the intelligent electronic device inputs the signals and high-level signals collected from the switch group into the AND gate circuit for AND gate calculation, and stores the result of the AND gate calculation into the gateway memory through the output terminal of the AND gate circuit as the current data of the switch.

[0052] The current set of data for the switches stored in the gateway's memory is represented as follows:

[0053] A x ={S1, S2, S3, S4, S5...S n}(1).

[0054] In expression (1), A x S represents the x-th switch group, where x is a positive integer. n This represents the current data of the nth switch, where n is a positive integer, and the current data of the switch is represented by binary "0" and "1".

[0055] The current data sets of the switches corresponding to x groups of switches stored in the gateway are sequentially formed into a long array of "0"s and "1"s, which serves as the input signal for the logic gate circuit; the logical expression of the AND gate circuit is as follows:

[0056] Y=AB

[0057] Table 1

[0058]

[0059] In step S1 above, the intelligent electronic device collects signals from the corresponding switch groups.

[0060] S2 collects data from all current switches at a preset sampling frequency and sends it to the logic gate circuit; that is, another branch 1 connects the intelligent electronic device to the timer as the input signal for the current switch states, and the timer's timing period is set, which sets the frequency of switch acquisition and recognition; after the timer's frequency is set, the switch state signal of its connected switch group is output in each cycle and input to the logic gate circuit via branch 2. The data set entering the logic gate circuit is:

[0061] A' x ={S'1, S'2, S'3, S'4, S'5...S' n}(2).

[0062] In expression (2), A' x S' represents the x-th switch group, where x is a positive integer. n This represents the data for the nth switch.

[0063] The data sets corresponding to x groups of switches entering the logic gate circuit are sequentially formed into a long array set consisting of "0" and "1".

[0064] S3 inputs the long array set into the logic gate circuit via branch 3 and performs an XOR operation with the acquired long array set.

[0065] The logical expression for the XOR gate is as follows:

[0066] Y = A⊕B.

[0067] Table 2

[0068]

[0069] If S n +S' n =0 indicates that the switch has not changed position. This result is used as a feedback signal input to the gateway memory, and the long array set is updated to make the switch state the latest time.

[0070] If S n +S' n =1 indicates that the switch has changed position. This signal is sent to the remote backend in real time, and the power system topology is updated based on this signal.

[0071] For example: A set of switch groups is set up, each group containing 4 switches. The first and second switches are in the closed state, and the third and fourth switches are in the open state. Then, the signal collected and output by the intelligent electronic device should be "1", "1", "0", "0". When this signal is ANDed with a high-level signal through an AND gate, the result is:

[0072] A1 = {1, 1, 0, 0}, this data forms a long array set of "1", "1", "0", "0" and is stored in the gateway memory.

[0073] Then, by controlling the acquisition frequency through a timer, the data "1", "1", "0", "0" collected by the intelligent electronic device are directly sent to the logic gate circuit.

[0074] In the logic gate circuit, the long array set of "1", "1", "0", "0" stored in the gateway memory is XORed with the data of all switches "1", "1", "0", "0". According to the example above, the result of the XOR operation is "0", "0", "0", "0", which means that none of the four switches have changed position.

[0075] If the data collected by the smart electronic device via the timer is "1", "1", "0", "1", then the result of XORing the long array set of "1", "1", "0", "0" stored in the gateway memory with the data of all switches "1", "1", "0", "0" is "0", "0", "0", "1". This indicates that the fourth switch has changed position. And so on.

[0076] Furthermore, in this invention, a specific switch S is selected from the switch group. pBased on the distribution network topology, there are i corresponding switches in logical relationship, and their data set expression is:

[0077] {T 11 T 12 T 13 T 14 T 15 ...T 1i}(3).

[0078] There are also j inverted switches, whose data set expression is:

[0079] {F 11 F 12 F 13 F 14 F 15 ...F 1j}(4).

[0080] In this context, "same-position switches" refer to all switches with the same state logic as a single switch, while "reverse-position switches" refer to all switches or circuit breakers with the opposite state logic to a single switch. Switch state refers to the closed or open state of the switch.

[0081] like Figure 5 As shown, if a specific switch S p If no position change occurs, the non-position switch signal is fed back to the gateway memory. The specific switch stored in the gateway memory inputs the signal through branch 4 into the logic gate circuit and performs an XOR operation with the digital signals input by the same-position switch and the opposite-position switch.

[0082] If S p ⊕T 11 ⊕T 12 ⊕T 13 ⊕T 14 ⊕T 15 ⊕...T 1i =0.

[0083] and S p ⊕ F 11 ⊕F 12 ⊕F 13 ⊕F 14 ⊕F 15 ⊕...F 1j =1.

[0084] This indicates that the switch conforms to the logical relationship, and the switch data is fed back to the gateway memory.

[0085] If S1 ⊕ T 11 ⊕T 12 ⊕T 13 ⊕T 14 ⊕T 15 ⊕...T1i =1.

[0086] And S1 ⊕ F 11 ⊕F 12 ⊕F 13 ⊕F 14 ⊕F 15 ⊕...F 1j =0.

[0087] This indicates that the switch does not conform to logical relationships, and the warning information is transmitted to the remote backend for timely processing and analysis of the switch malfunction.

[0088] If a specific switch S p If a change in position has occurred, the corresponding switch in the same position should also change position, while the corresponding switch in the opposite position should not operate. The following algorithm is used to determine the logic relationship between the switches.

[0089] If T 1i ⊕ T' 1i =1.

[0090] F 1j ⊕ F' 1j =0.

[0091] The instruction manual states that this switch conforms to the logical relationship and sends the switch feedback to the gateway memory; where...

[0092] If T 1i ⊕ T' 1i =0.

[0093] F 1j ⊕ F' 1j =1.

[0094] This indicates that the switch does not conform to logical relationships, and the warning information is transmitted to the remote backend for timely processing and analysis of the switch malfunction;

[0095] Among them, T' 1i This is the data after the position change of the same-position switch; F' 1j This is the data after the reverse position switch changes position.

[0096] The above-described method identifies switch position changes and transmits the changes to the remote backend in real time. For switches without position changes, it only records the latest switch status information to reduce the memory space of the smart power gateway and periodically sends the current switch status to the remote backend at a lower frequency, saving bandwidth. It adopts a switch logical relationship discrimination method based on the topology of the entire distribution network system. By dividing switches with logical relationships into two logical groups according to "same position" and "opposite position", the collected switch status is judged in one go according to these two logical groups. If a logical relationship mismatch occurs, an early warning information is transmitted to the remote backend in real time.

Claims

1. An intelligent edge processing method with logical relationship power switching quantity, comprising a power distribution network topology, the power distribution network topology comprising one or more switching groups, each switching group comprising one or more switches, and each switching group being connected with an intelligent electronic device, characterized in that: The specific steps include: S1 inputting the signal collected from the intelligent electronic device and the high level signal into the gate circuit for AND gate calculation, and storing the result of the AND gate calculation in the gateway memory through the output end of the AND gate circuit as the current data of the switch; The set of current data of the switch stored in the gateway memory is expressed as follows: A x = {S1, S2, S3, S4, S5... S n} (1); In the expression (1), A x represents the xth switch group, x is a positive integer, S n represents the current data of the nth switch, n is a positive integer, and the current data of the switch is expressed in binary "0", "1". The set of current data of the switch stored in the gateway corresponding to the x groups of switch groups forms a long array set composed of "0" and "1" in sequence as the input signal of the logic gate circuit; S2 collecting the data of all the switches at the preset collection frequency to the logic gate circuit; the set of data entering the logic gate circuit is: A' x ={S'1, S'2, S'3, S '4 , S'5... S' n} (2); In Expression (2), A' x represents the xth switch group, x being a positive integer, S' n represents the data of the nth switch. The set of data entering the logic gate circuit corresponding to the x groups of switch groups forms a collection long array set composed of "0" and "1" in sequence; S3 inputting the long array set into the logic gate circuit and performing XOR operation with the collection long array set; If S n + S' n = 0, it means that the switch is not changed, and the result is input as a feedback signal into the gateway memory, and the long array set is updated to make the switch state up-to-date. If S n + S' n = 1, it indicates that the switch has changed position, and the signal is sent to the background in real time, and the topology of the power system is updated according to the signal; Selecting a specific switch S from the switch group p Based on the distribution network topology, there are i homologous switches in the logical relationship, and the data set expression is: {T 11 , T 12 , T 13 , T 14 , T 15 ... T 1i} (3); Meanwhile, there are also j anti-position switches, and the data set expression is: {F 11 , F 12 , F 13 , F 14 , F 15 ... F 1j} (4); If the specific switch S p If no displacement occurs, the non-displacement switch signal is fed back to the gateway memory, and the specific switch signal stored in the gateway memory is input into the logic gate circuit with the parity switch and the non-parity switch input digital signal to perform XOR operation; If ; and ; It is indicated that the switch meets the logic relationship, and the switch data is fed back to the gateway memory; If ; and ; It is indicated that the switch does not meet the logic relationship, and the warning information is transmitted to the background for timely processing and analysis of the switch failure; If the specific switch S p If the displacement has occurred, the corresponding displacement of the homologous switch is also required, and the corresponding action of the opposite switch should be no action; the following algorithm is used to judge the logical relationship of the switch: If , ; It is indicated that the switch meets the logic relationship, and the switch data is fed back to the gateway memory; wherein; If , ; If the result is not equal to 0, it means that the switch does not conform to the logical relationship, and the warning information is transmitted to the background to analyze and handle the switch failure in time, wherein T' is the time interval of the switch. 1i F' is the data after the switch is changed. 1j F' is the data after the switch is changed. 2.The intelligent edge processing method with logical relationship electric power switch quantity according to claim 1, characterized in that: The intelligent electronic device is an IED intelligent electronic device. 3.The intelligent edge processing method with logical relationship power switching quantity according to claim 1, characterized in that: The same-position switch refers to all switches with the same logic state as a single switch, and the anti-position switch refers to all switches or circuit breakers with opposite logic state to a single switch.

4. The intelligent edge processing method with logically related power switching quantities according to claim 3, characterized in that: The switch state refers to the closed or open state of the switch.

5. The intelligent edge processing method with logically related power switching quantities according to claim 1, characterized in that: The preset collection frequency is realized by a timer.

Citation Information

Patent Citations

  • Switching power supply protective circuit and method

    CN103326323A

  • Edge processing method and device for power switch state, equipment and storage medium

    CN113328521A