Maintenance operations across subdivided memory domains

By subdividing domains into variable execution environments with encryption points and secure key inputs, the patent optimizes cache maintenance and enhances security in memory systems, addressing performance and security issues in existing memory hierarchies.

US20250258779A1Pending Publication Date: 2025-08-14ARM LTD
View PDF 6 Cites 1 Cited by

Patent Information

Application Number
US18/859251
Authority / Receiving Office
US · United States
Patent Type
Applications(United States)
Current Assignee / Owner
Priority Date
2022-04-28
Filing Date
2023-04-21
Publication Date
2025-08-14

AI Technical Summary

Technical Problem

Existing memory systems face performance bottlenecks due to unnecessary cache maintenance operations across different domains, leading to inefficiencies and potential data security breaches.

Method used

Implementing a management execution environment that subdivides domains into variable execution environments, with memory protection circuitry defining a point of encryption and inhibiting maintenance operations to encrypted storage circuits, using domain-specific and execution environment-specific key inputs to secure and optimize cache maintenance.

Benefits of technology

Reduces unnecessary cache maintenance operations, enhances data security by preventing unauthorized access, and improves memory system performance by limiting maintenance operations to unencrypted storage circuits.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure US20250258779A1-D00000_ABST
    Figure US20250258779A1-D00000_ABST
Patent Text Reader

Abstract

An apparatus is provided in which processing circuitry performs processing in one of a fixed number of at least two domains. One of the domains is subdivided into a variable number of execution environments one of which is a management execution environment configured to manage the execution environments. Memory protection circuitry defines a point of encryption after at least one unencrypted storage circuit of a memory hierarchy and before at least one encrypted storage circuit of the memory hierarchy. The at least one encrypted storage circuitry uses a key input to perform encryption or decryption on the data of a memory access request issued from within a current one of the domains. The key input is different for each of the domains and for each of the execution environments and the management execution environment is configured to inhibit issuing a maintenance operation to the at least one encrypted storage circuit of the memory hierarchy.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Shared pages

    US20180150251A1

  • Verification bit for one-way encrypted memory

    US20190102323A1

  • Technologies for implementing mutually distrusting domains

    US20190103976A1

  • Realm identifier comparison for translation cache lookup

    US20200159677A1

  • Method and apparatus for run-time memory isolation across different execution realms

    US20220206951A1

Cited By

  • Systems and methods relating to confidential computing key mixing hazard management

    US20250240156A1