Pixel, display device including pixel, and method for manufacturing display device
By setting a conductive pattern in the pixels of the display device for electrical connection, the pixel defect problem caused by the short circuit defect of the light emitting element is solved, and the yield of the display device is improved.
Patent Information
- Application Number
- CN201980076164.3
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Priority Date
- 2018-11-20
- Filing Date
- 2019-03-14
- Publication Date
- 2025-04-08
- Estimated Expiration
- 2039-03-14
AI Technical Summary
In the prior art, short-circuit defects of the light emitting element lead to pixel defects, affecting the yield of the display device.
By providing a first conductive pattern in the pixel, the first end of the light emitting element is electrically connected to the first contact electrode, and the second end of the light emitting element is electrically connected to the second contact electrode through the second conductive pattern, thereby achieving effective electrical connection and short circuit repair.
Effectively repair pixel defects caused by short circuit defects of light emitting elements, and improve the yield of the display device.
Smart Images

Figure CN113056825B_ABST
Abstract
Description
Technical Field
[0001] Various embodiments of the present disclosure relate to a pixel, a display device including the pixel, and a method of manufacturing the display device. Background Art
[0002] Recently, a technology for manufacturing ultra-small light-emitting elements using materials having a reliable inorganic crystal structure and manufacturing light-emitting devices using the light-emitting elements has been developed. For example, a technology for manufacturing a plurality of ultra-small light-emitting elements having a small size corresponding to a range from nanometers to micrometers and manufacturing various light-emitting devices and pixels using the ultra-small light-emitting elements has been developed. Summary of the invention
[0003] Technical issues
[0004] Various embodiments of the present disclosure relate to a pixel including a plurality of light emitting elements, a display device including the pixel, and a method of manufacturing the display device.
[0005] Technical Solution
[0006] A pixel according to an embodiment of the present disclosure may include: a first electrode; a second electrode spaced apart from the first electrode; a plurality of light-emitting elements arranged between the first electrode and the second electrode and including at least one first light-emitting element; a first contact electrode disposed on the first electrode and electrically connected to the first electrode and first ends of at least some of the plurality of light-emitting elements; a second contact electrode disposed on the second electrode and electrically connected to the second electrode and second ends of at least some of the plurality of light-emitting elements; and at least one first conductive pattern disposed between the at least one first light-emitting element and the first contact electrode and configured to electrically connect the first end of the corresponding first light-emitting element to the first contact electrode.
[0007] In an embodiment, the first end of the corresponding first light emitting element may be spaced apart from the first contact electrode and may be electrically connected to the first contact electrode via the first conductive pattern.
[0008] In an embodiment, the second end of the first light emitting element may overlap the second contact electrode and may be directly connected to the second contact electrode.
[0009] In an embodiment, the pixel may further include at least one second conductive pattern disposed between the at least one first light emitting element and the second contact electrode.
[0010] In an embodiment, the second end of the at least one first light emitting element may be spaced apart from the second contact electrode and may be electrically connected to the second contact electrode via the at least one second conductive pattern.
[0011] In an embodiment, the first conductive pattern may include a conductive material different from a constituent material of the first contact electrode.
[0012] In an embodiment, the first contact electrode may include at least one first protrusion that protrudes toward at least one second light emitting element among the plurality of light emitting elements and overlaps a first end of the second light emitting element.
[0013] In an embodiment, the second end of the second light emitting element may overlap the second contact electrode and may be directly connected to the second contact electrode.
[0014] In an embodiment, the second contact electrode may include at least one second protrusion that protrudes toward the second light emitting element and overlaps the second end of the second light emitting element.
[0015] In an embodiment, the plurality of light emitting elements may include a plurality of second light emitting elements continuously arranged between the first electrode and the second electrode along a direction along which the first electrode extends. The first contact electrode may include at least one first protrusion having a width greater than a distance between the plurality of second light emitting elements and overlapping with first ends of the plurality of second light emitting elements.
[0016] In an embodiment, a pixel may include: a plurality of first light emitting elements and a plurality of second light emitting elements, arranged between a first electrode and a second electrode; a plurality of first conductive patterns, disposed between each of the plurality of first light emitting elements and a first contact electrode, to electrically connect the respective first ends of the plurality of first light emitting elements to the first contact electrode; and a plurality of first protrusions, protruding from the first contact electrode toward the respective plurality of second light emitting elements and overlapping the respective first ends of the plurality of second light emitting elements. The plurality of first conductive patterns and the plurality of first protrusions may be regularly or irregularly dispersed on one side of the first contact electrode.
[0017] In an embodiment, the pixel may include a plurality of first conductive patterns that are spaced apart from each other and disposed on respective first ends of the plurality of light emitting elements.
[0018] In an embodiment, the first conductive pattern may have any one of a polygonal shape including a rectangular shape.
[0019] In an embodiment, the first conductive pattern may include: a first region having a first width; and a second region and a third region disposed on opposite sides of the first region and each having a width greater than the first width.
[0020] In an embodiment, the pixel may include a plurality of first conductive patterns, the plurality of first conductive patterns being spaced apart from each other and being disposed on corresponding first ends of a plurality of first light emitting elements among the plurality of light emitting elements. At least one first conductive pattern among the plurality of first conductive patterns may be disconnected between the first end of the corresponding first light emitting element and the first contact electrode.
[0021] In an embodiment, the first electrode and the second electrode may be spaced apart from each other by a distance equal to or greater than an average length of the light emitting element.
[0022] The display device according to the embodiment may include: a display area; and a pixel, which is arranged in the display area. The pixel may include: a first electrode; a second electrode, which is spaced apart from the first electrode; a plurality of light-emitting elements, which are arranged between the first electrode and the second electrode and include at least one first light-emitting element; a first contact electrode, which is arranged on the first electrode and electrically connected to the first electrode and the first ends of at least some of the plurality of light-emitting elements; a second contact electrode, which is arranged on the second electrode and electrically connected to the second electrode and the second ends of at least some of the plurality of light-emitting elements; and at least one first conductive pattern, which is arranged between the at least one first light-emitting element and the first contact electrode to electrically connect the first end of the corresponding first light-emitting element to the first contact electrode.
[0023] In an embodiment, the first end of the corresponding first light emitting element may be spaced apart from the first contact electrode and electrically connected to the first contact electrode via the first conductive pattern.
[0024] The method for manufacturing a display device according to an embodiment may include: a first operation of forming a first electrode and a second electrode spaced apart from each other on a base layer; a second operation of supplying a light emitting element to the base layer and aligning the light emitting element between the first electrode and the second electrode; and a third operation of electrically connecting a first end and a second end of the light emitting element to the first electrode and the second electrode, respectively. In the third operation, between the first end of at least one light emitting element and the first electrode, a first conductive pattern electrically connected to the first end and a first contact electrode electrically connected to the first end through the first conductive pattern may be formed.
[0025] In an embodiment, the third operation may further include forming a second contact electrode electrically connected between the second end of the at least one light emitting element and the second electrode.
[0026] Beneficial Effects
[0027] In the pixels, display devices including the pixels, and methods for manufacturing the display devices according to various embodiments of the present disclosure, pixel defects caused by short-circuit defects of light-emitting elements can be effectively repaired, thereby improving the yield of the display devices. BRIEF DESCRIPTION OF THE DRAWINGS
[0028] Figure 1a and Figure 1b They are respectively a perspective view and a cross-sectional view showing a light emitting element according to an embodiment of the present disclosure.
[0029] Figure 2a and Figure 2b They are respectively a perspective view and a cross-sectional view showing a light emitting element according to an embodiment of the present disclosure.
[0030] Figure 3a and Figure 3b They are respectively a perspective view and a cross-sectional view showing a light emitting element according to an embodiment of the present disclosure.
[0031] Figure 4a and Figure 4b They are respectively a perspective view and a cross-sectional view showing a light emitting element according to an embodiment of the present disclosure.
[0032] Figure 5 is a plan view showing a display device according to an embodiment of the present disclosure.
[0033] Figures 6a to 6c are circuit diagrams each showing a pixel according to an embodiment of the present disclosure.
[0034] Figures 7 to 20 are plan views each showing a pixel according to an embodiment of the present disclosure.
[0035] Figures 21a to 21d are plan views each illustrating an example of a conductive pattern according to an embodiment of the present disclosure.
[0036] Fig.22a and Figure 22b is a cross-sectional view showing a pixel according to an embodiment of the present disclosure, for example, showing Fig.19 An embodiment of a cross section of a pixel corresponding to line II' and line II-II'.
[0037] Figure 23 to Figure 25 are cross-sectional views showing pixels according to embodiments of the present disclosure, for example, Fig.19 The line II' corresponds to different embodiments of the cross section of a pixel.
[0038] Fig.26 is a cross-sectional view showing a pixel according to an embodiment of the present disclosure, for example, showing an embodiment of a cross section of a pixel including a light emitting element having a core-shell structure.
[0039] Fig. 27 yes Fig.26 Magnified view of area EA1.
[0040] Fig.281 is a cross-sectional view illustrating an embodiment of a cross section of a display device according to an embodiment of the present disclosure and, for example, a pixel unit provided in each unit region of a display panel.
[0041] Fig.29 and Fig.30 are flowcharts each illustrating a method of manufacturing a display device including a pixel according to an embodiment of the present disclosure. DETAILED DESCRIPTION
[0042] Reference will now be made in detail to various embodiments of the present disclosure, and since the embodiments of the present disclosure can be variously modified in many different forms, specific examples of the embodiments are shown in the drawings and described below. However, the present disclosure is not limited to the following embodiments and can be modified in various forms.
[0043] Some elements that are not directly related to the features of the present disclosure may be omitted in the drawings to clearly explain the present disclosure. In addition, the sizes, proportions, etc. of some elements in the drawings may be slightly exaggerated. It should be noted that throughout the drawings, the same reference numerals are used to designate the same or similar elements, and repeated descriptions will be omitted.
[0044] It will be understood that, although the terms "first", "second", etc. can be used herein to describe various elements, these elements should not be limited by these terms. It will also be understood that, when the terms "comprising", "including", "having", etc. are used in the present disclosure, it is indicated that there are stated features, integral bodies, steps, operations, elements, components and / or combinations thereof, but one or more other features, integral bodies, steps, operations, elements, components and / or combinations thereof are not excluded from being present or added. In addition, when the first component or part is arranged on the second component or part, the first component or part can not only be directly on the second component or part, but also the third component or part can be between them. In addition, the terms "position", "direction", etc. used in the following description are defined in relative terms, and it should be noted that they can be changed to opposite positions or directions according to the viewing angle or direction.
[0045] In order to describe the present disclosure in detail, embodiments of the present disclosure and required details are described with reference to the accompanying drawings so that those skilled in the art can easily practice the present disclosure. In addition, a singular form may include a plural form as long as it is not specifically mentioned in a sentence.
[0046] Figure 1a , Figure 1b , Figure 2a , Figure 2b , Figure 3a and Figure 3b 1 is a perspective view and a cross-sectional view showing a light emitting element LD according to an embodiment of the present disclosure. Figures 1a to 3bA cylindrical rod-type light emitting element LD is illustrated, but the type and / or shape of the light emitting element LD according to the present disclosure is not limited thereto.
[0047] Reference Figure 1a and Figure 1b According to an embodiment of the present disclosure, the light emitting element LD may include a first conductive type semiconductor layer 11 (or referred to as a "first semiconductor layer"), a second conductive type semiconductor layer 13, and an active layer 12 between the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13 (or referred to as a "second semiconductor layer"). For example, the light emitting element LD may be composed of a stacked body formed by continuously stacking the first conductive type semiconductor layer 11, the active layer 12, and the second conductive type semiconductor layer 13.
[0048] In an embodiment, the light emitting element LD may be provided in the form of a rod extending in one direction. If the direction in which the light emitting element LD extends is defined as a longitudinal direction (L), the light emitting element LD may have a first end and a second end relative to the longitudinal direction (L).
[0049] In an embodiment, one of the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13 may be disposed on a first end of the light emitting element LD, and the other of the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13 may be disposed on a second end of the light emitting element LD.
[0050] In the embodiment, the light emitting element LD may be a rod-type light emitting diode manufactured in the form of a rod. In the present disclosure, the term "rod-type" includes a rod-like shape and a strip-like shape (such as a cylindrical shape and a prism shape extending in the longitudinal direction (i.e., having an aspect ratio greater than 1)), and their cross-sectional shapes are not limited to specific shapes. For example, the length L of the light emitting element LD may be greater than its diameter D (or the width of its cross section).
[0051] In an embodiment, the light emitting element LD may have a small size ranging from nanometer level to micrometer level. For example, each light emitting element LD may have a diameter D and / or a length L ranging from nanometer level to micrometer level. However, in the present disclosure, the size of the light emitting element LD is not limited thereto. For example, the size of the light emitting element LD may be changed in various ways according to the design conditions of various devices (for example, a display device using a light emitting device using the light emitting element LD as a light source).
[0052] The first conductive type semiconductor layer 11 may include, for example, at least one n-type semiconductor layer. For example, the first conductive type semiconductor layer 11 may include an n-type semiconductor layer including any one of InAlGaN, GaN, AlGaN, InGaN, AlN, and InN and doped with a first conductive dopant such as Si, Ge, or Sn. However, the material used to form the first conductive type semiconductor layer 11 is not limited thereto, and the first conductive type semiconductor layer 11 may be formed of various other materials.
[0053] The active layer 12 may be disposed on the first conductive type semiconductor layer 11 and have a single quantum well structure or a multi-quantum well structure. In an embodiment, a cladding layer (not shown) doped with a conductive dopant may be formed above and / or below the active layer 12. For example, the cladding layer may be formed of an AlGaN layer or an InAlGaN layer. In an embodiment, the active layer 12 may be formed using a material such as AlGaN or AlInGaN, and various other materials may be used to form the active layer 12.
[0054] If a voltage equal to or greater than a threshold voltage is applied to each of the opposite ends of the light emitting element LD, the light emitting element LD can emit light by combining electron-hole pairs in the active layer 12. Since the light emission of the light emitting element LD can be controlled based on the aforementioned principle, the light emitting element LD can be used as a light source for various light emitting devices and pixels of a display device.
[0055] The second conductive type semiconductor layer 13 may be disposed on the active layer 12 and include a semiconductor layer of a type different from that of the first conductive type semiconductor layer 11. For example, the second conductive type semiconductor layer 13 may include at least one p-type semiconductor layer. For example, the second conductive type semiconductor layer 13 may include a p-type semiconductor layer including any one of InAlGaN, GaN, AlGaN, InGaN, AlN, and InN and doped with a second conductive dopant such as Mg. However, the material for forming the second conductive type semiconductor layer 13 is not limited thereto, and the second conductive type semiconductor layer 13 may be formed of various other materials.
[0056] In an embodiment, the light emitting element LD may further include an insulating film INF disposed on the surface of the light emitting element LD. The insulating film INF may be formed on the surface of the light emitting element LD to surround at least the outer peripheral surface of the active layer 12, and may also surround a region of each of the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13. Here, the insulating film INF may allow opposite ends of the light emitting element LD having different polarities to be exposed to the outside. For example, the insulating film INF may expose one end of each of the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13 disposed on the corresponding opposite ends of the light emitting element LD relative to the longitudinal direction (L), for example, the insulating film INF may expose the two bottom surfaces of the cylinder (at Figure 1a and Figure 1b In the embodiment, the top and bottom surfaces of the light emitting element LD are exposed instead of covering both bottom surfaces.
[0057] In an embodiment, the insulating film INF may include silicon dioxide (SiO 2 ), silicon nitride (Si 3 N 4 ), aluminum oxide (Al 2 O 3 ) and titanium dioxide (TiO 2 ) at least one insulating material, but is not limited thereto. In other words, the material forming the insulating film INF is not limited to a specific material, and the insulating film INF can be formed of various well-known insulating materials.
[0058] In an embodiment, in addition to the first conductive type semiconductor layer 11, the active layer 12, the second conductive type semiconductor layer 13 and / or the insulating film INF, the light emitting element LD may further include other components. For example, the light emitting element LD may further include one or more fluorescent layers, one or more active layers, one or more semiconductor layers and / or one or more electrode layers disposed on one end of the first conductive type semiconductor layer 11, the active layer 12 and / or the second conductive type semiconductor layer 13.
[0059] For example, Figure 2a and Figure 2b As shown in , the light emitting element LD may further include at least one electrode layer 14 disposed on one end of the second conductive type semiconductor layer 13. Figure 3a and Figure 3b As shown in , the light emitting element LD may further include at least one electrode layer 15 disposed on one end of the first conductive type semiconductor layer 11 .
[0060] Each of the electrode layers 14 and 15 may be an ohmic contact electrode, but is not limited thereto. Each of the electrode layers 14 and 15 may include a metal or a metal oxide. For example, each of the electrode layers 14 and 15 may be formed of a transparent electrode material (such as chromium (Cr), titanium (Ti), aluminum (Al), gold (Au), nickel (Ni), their oxides or alloys, indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO), or indium tin zinc oxide (ITZO) alone or in combination). In an embodiment, the electrode layers 14 and 15 may be substantially transparent or translucent. Thus, the light generated from the light emitting element LD may be emitted to the outside after passing through the electrode layers 14 and 15.
[0061] In an embodiment, the insulating film INF may at least partially surround the outer surfaces of the electrode layers 14 and 15, or may not surround them. In other words, the insulating film INF may be selectively formed on the surfaces of the electrode layers 14 and 15. In addition, the insulating film INF may be formed to expose opposite ends of the light emitting element LD having different polarities, for example, the insulating film INF may expose at least one region of each of the electrode layers 14 and 15. Alternatively, in an embodiment, the insulating film INF may not be provided.
[0062] If the insulating film INF is provided on the surface of the light emitting element LD, specifically, on the surface of the active layer 12, the active layer 12 can be prevented from being short-circuited with at least one electrode not shown (for example, at least one of the contact electrodes connected to the opposite ends of the light emitting element LD), etc. Therefore, the electrical stability of the light emitting element LD can be ensured.
[0063] In addition, due to the insulating film INF formed on the surface of the light emitting element LD, the possibility of defects occurring on the surface of the light emitting element LD can be minimized, thereby improving the life and efficiency of the light emitting element LD. In addition, if the insulating film INF is formed on each light emitting element LD, even when a plurality of light emitting elements LD are disposed adjacent to each other, the light emitting element LD can be prevented from being unexpectedly short-circuited.
[0064] In an embodiment of the present disclosure, a surface treatment process may be performed to manufacture the light emitting element LD. For example, each light emitting element LD may be surface treated so that when a plurality of light emitting elements LD are mixed with a fluid solution and then supplied to each emission region (e.g., the emission region of each pixel), the light emitting element LD may be uniformly dispersed rather than unevenly aggregated in the solution.
[0065] In a non-limiting embodiment related hereto, the insulating film INF itself may be formed of a hydrophobic film using a hydrophobic material, or an additional hydrophobic film formed of a hydrophobic material may be formed on the insulating film INF. In an embodiment, the hydrophobic material may be a material containing fluorine to exhibit hydrophobicity. In an embodiment, the hydrophobic material may be applied to the light emitting element LD in the form of a self-assembled monolayer (SAM). In this case, the hydrophobic material may include octadecyltrichlorosilane, fluoroalkyltrichlorosilane, perfluoroalkyltriethoxysilane, etc. In addition, the hydrophobic material may be a commercially available fluorine-containing material such as Teflon. TM or Cytop TM , or corresponding materials.
[0066] The light-emitting device including the above-mentioned light-emitting element LD can be used not only in a display device, but also in various devices that require a light source. For example, at least one ultra-small light-emitting element LD (for example, a plurality of ultra-small light-emitting elements LD each having a size ranging from nanometers to micrometers) can be arranged in each pixel area of the display panel to form a light source (or light source unit) of a corresponding pixel using the ultra-small light-emitting element LD. In addition, the application field of the light-emitting element LD according to the present disclosure is not limited to display devices. For example, the light-emitting element LD can also be used in other types of devices that require a light source, such as a lighting device.
[0067] Figure 4a and Figure 4b 1 and 2 are perspective views and cross-sectional views respectively showing a light emitting element LD according to an embodiment of the present disclosure. Figure 4a and Figure 4b Shows that with Figures 1a to 3b The structure of the light emitting element LD shown in FIG. 1 is different from that of the light emitting element LD shown in FIG. 1 , for example, a light emitting element having a core-shell structure is shown. In other words, the type, structure and / or shape of the light emitting element LD according to the embodiment of the present disclosure may be changed in various ways. Figure 4a and Figure 4b In the description of the embodiments of the present invention, the same reference numerals are used to designate Figures 1a to 3b Components similar or identical (or corresponding) to the components of the embodiments, and their detailed description will be omitted.
[0068] Reference Figure 4a and Figure 4b, the light emitting element LD according to an embodiment of the present disclosure may include a first conductive type semiconductor layer 11, a second conductive type semiconductor layer 13, and an active layer 12 between the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13. In an embodiment, the first conductive type semiconductor layer 11 may be disposed in a central region of the light emitting element LD, and the active layer 12 may be disposed on a surface of the first conductive type semiconductor layer 11 to surround at least one region of the first conductive type semiconductor layer 11. The second conductive type semiconductor layer 13 may be disposed on a surface of the active layer 12 to surround at least one region of the active layer 12.
[0069] The light emitting element LD may further include an electrode layer 14 and / or an insulating film INF configured to surround at least one region of the second conductive type semiconductor layer 13. For example, the light emitting element LD may further include an electrode layer 14 disposed on the surface of the second conductive type semiconductor layer 13 to surround a region of the second conductive type semiconductor layer 13 and an insulating film INF disposed on the surface of the electrode layer 14 to surround at least one region of the electrode layer 14. In other words, the light emitting element LD according to the above-described embodiment may be implemented as a core-shell structure including a first conductive type semiconductor layer 11, an active layer 12, a second conductive type semiconductor layer 13, an electrode layer 14, and an insulating film INF that are continuously disposed in a direction from the center to the periphery. According to an embodiment, the electrode layer 14 and / or the insulating film INF may be omitted.
[0070] In an embodiment, the light emitting element LD may be provided in the form of a polygonal pyramid extending in one direction. For example, at least one region of the light emitting element LD may have a hexagonal pyramid shape. However, the shape of the light emitting element LD is not limited to the aforementioned shape and may be changed in various ways.
[0071] If the direction along which the light emitting element LD extends is defined as a longitudinal direction (L), the light emitting element LD may have a first end and a second end relative to the longitudinal direction (L). In an embodiment, one of the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13 may be disposed on the first end of the light emitting element LD, and the other of the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13 may be disposed on the second end of the light emitting element LD.
[0072] In an embodiment of the present disclosure, the light emitting element LD may be a light emitting diode manufactured in a polygonal prism shape, for example, an ultra-small light emitting diode having a core-shell structure whose opposite ends are manufactured in a hexagonal polygonal pyramid shape. In an embodiment, the light emitting element LD may have a small size ranging from nanometers to micrometers (for example, corresponding to a width and / or length L of nanometers or micrometers). Here, for example, the size and / or shape of the light emitting element LD may be changed in various ways according to the design conditions of various devices (for example, display devices) that use the light emitting element LD as a light source.
[0073] In an embodiment, the opposite ends of the first conductive type semiconductor layer 11 may have a shape that protrudes in the longitudinal direction (L) of the light emitting element LD. The shapes of the opposite ends of the first conductive type semiconductor layer 11 that protrude outward may be different from each other. For example, the first end of the opposite ends of the first conductive type semiconductor layer 11, which is disposed at an upper position, may have a conical shape whose width decreases upward to form a vertex. In addition, the second end of the opposite ends of the first conductive type semiconductor layer 11, which is disposed at a lower position, may be in the shape of a square column with a constant width, but the present disclosure is not limited thereto. For example, in an embodiment of the present disclosure, the first conductive type semiconductor layer 11 may have a polygonal or stepped cross-section whose width gradually decreases downward. The shapes of the opposite ends of the first conductive type semiconductor layer 11 may be changed in various ways according to the embodiments, and are not limited to the shapes of the aforementioned embodiments.
[0074] In an embodiment, the first conductive type semiconductor layer 11 may be disposed in the core of the light emitting element LD (i.e., the center (or middle) portion of the light emitting element LD). In addition, the light emitting element LD may have a shape corresponding to the shape of the first conductive type semiconductor layer 11. For example, if the first conductive type semiconductor layer 11 has a hexagonal pyramid shape, the light emitting element LD may have a hexagonal pyramid shape.
[0075] The active layer 12 may be disposed along the longitudinal direction (L) of the light emitting element LD and / or formed in a shape surrounding the outer peripheral surface of the first conductive type semiconductor layer 11. In detail, the active layer 12 may be disposed and / or formed in a shape surrounding a region of the first conductive type semiconductor layer 11 except for a second end of the opposite ends of the first conductive type semiconductor layer 11 disposed at a lower position relative to the longitudinal direction (L) of the light emitting element LD.
[0076] The second conductive type semiconductor layer 13 may be disposed along the longitudinal direction (L) of the light emitting element LD and / or formed in a shape surrounding the active layer 12, and may include a semiconductor layer having a type different from that of the first conductive type semiconductor layer 11. For example, in the case where the first conductive type semiconductor layer 11 includes at least one n-type semiconductor layer, the second conductive type semiconductor layer 13 may have at least one p-type semiconductor layer.
[0077] In an embodiment, the light emitting element LD may include an electrode layer 14 surrounding at least one side of the second conductive type semiconductor layer 13. The electrode layer 14 may be an ohmic contact electrode electrically connected to the second conductive type semiconductor layer 13, but the present disclosure is not limited thereto.
[0078] As described above, the light emitting element LD may have a hexagonal pyramid shape having opposite ends protruding outward, and may be implemented as a core-shell structure including a first conductive type semiconductor layer 11 disposed in a central portion thereof, an active layer 12 surrounding the first conductive type semiconductor layer 11, a second conductive type semiconductor layer 13 surrounding the active layer 12, and an electrode layer 14 surrounding the second conductive type semiconductor layer 13. The first conductive type semiconductor layer 11 may be disposed on a first end of the light emitting element LD having a hexagonal pyramid shape, and the electrode layer 14 may be disposed on a second end of the light emitting element LD.
[0079] In an embodiment, the light emitting element LD may further include an insulating film INF disposed on a surface of the light emitting element LD. The insulating film INF may include a transparent insulating material.
[0080] In an embodiment, the insulating film INF may be provided to cover a portion of the peripheral surface of the first conductive type semiconductor layer 11 and the peripheral surface of the electrode layer 14. In an embodiment, after the insulating film INF is formed to cover the entire peripheral surface of the electrode layer 14 included in the light emitting element LD, the insulating film INF may be partially removed to expose a region of the electrode layer 14 for electrical connection to an unillustrated electrode (e.g., a first electrode of a pixel).
[0081] In an embodiment, the insulating film INF may allow at least one of the opposite ends of the light emitting element LD having different polarities to be exposed. For example, the insulating film INF may expose the lower surface of the first conductive type semiconductor layer 11 of the first conductive type semiconductor layer 11 and the second conductive type semiconductor layer 13 disposed on the opposite ends of the light emitting element LD relative to the longitudinal direction (L) of the light emitting element LD, instead of covering the lower surface. The light emitting element LD may be manufactured by a surface treatment process.
[0082] The light emitting device including the above-mentioned light emitting element LD can be used in various devices requiring a light source. For example, the light emitting device can also be used in various electronic devices requiring a light source (such as a display device or a lighting device).
[0083] Figure 5 is a plan view showing a display device according to an embodiment of the present disclosure. In the embodiment, Figure 5 A display device (specifically, a display panel PNL provided in the display device) is shown as a display device that can be used in Figures 1a to 4b The light emitting element LD described in the embodiment is an example of a means for a light source. For example, each pixel unit PXU of the display panel PNL and each pixel forming the pixel unit PXU may include a plurality of light emitting elements LD.
[0084] For the purpose of explanation, Figure 5 The structure of the display panel PNL according to the embodiment is simply shown focusing on the display area DA. In some embodiments, although not shown, at least one driving circuit (eg, at least one of a scan driver and a data driver) and / or a plurality of lines may be further provided in the display panel PNL.
[0085] Reference Figure 5 , the display panel PNL according to an embodiment of the present disclosure may include a base layer BSL and a plurality of pixels disposed on the base layer BSL. The pixels may include a first color pixel PXL1, a second color pixel PXL2, and / or a third color pixel PXL3. In the following embodiments, the term "pixel PXL" or "plurality of pixels PXL" will be used to collectively specify at least one pixel or two or more pixels among the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3.
[0086] In detail, the display panel PNL and the base layer BSL for forming the display panel PNL may include a display area DA for displaying an image and a non-display area NDA formed in a predetermined area except the display area DA. The pixels PXL may be disposed in the display area DA on the base layer BSL.
[0087] In an embodiment, the display area DA may be disposed in the central area of the display panel PNL, and the non-display area NDA may be disposed in the edge area of the display panel PNL in a manner such as surrounding the display area DA. The positions of the display area DA and the non-display area NDA are not limited thereto, and their positions may be changed. The display area DA may form a screen on which an image is displayed.
[0088] The base layer BSL may form the basis of the display panel PNL. In an embodiment, the base layer BSL may be a rigid or flexible substrate or film, and the material or properties of the base layer BSL are not specifically limited. For example, the base layer BSL may be a rigid substrate made of glass or tempered glass, a flexible substrate (or film) formed of plastic or metal, or at least one insulating layer, and the material and / or properties of the base layer BSL are not specifically limited.
[0089] In addition, the base layer BSL may be transparent, but the present disclosure is not limited thereto. For example, the base layer BSL may be a transparent, translucent, opaque or reflective substrate.
[0090] One area on the base layer BSL may be defined as a display area DA in which the pixels PXL are disposed, and the other areas of the base layer BSL may be defined as a non-display area NDA. For example, the base layer BSL may include a display area DA including a plurality of pixel areas in which corresponding pixels PXL are formed, and a non-display area NDA disposed around the display area DA. Various lines and / or internal circuits connected to the pixels PXL of the display area DA may be disposed in the non-display area NDA.
[0091] The plurality of pixels PXL are dispersed and arranged in the display area DA. For example, the plurality of pixels PXL may also be arranged in a stripe structure or The arrangement structure and the like are regularly arranged in the display area DA. The arrangement structure of the pixels PXL is not limited thereto, and the pixels PXL may be arranged in the display area DA in various structures and / or schemes.
[0092] In an embodiment, two or more pixels PXL emitting light of different colors may be disposed in the display area DA. For example, a first color pixel PXL1 configured to emit light of a first color, a second color pixel PXL2 configured to emit light of a second color, and a third color pixel PXL3 configured to emit light of a third color may be disposed in the display area DA. At least one first color pixel PXL1, at least one second color pixel PXL2, and at least one third color pixel PXL3 disposed adjacent to each other may form one pixel unit PXU that may emit light of different colors.
[0093] In an embodiment, each first color pixel PXL1 may be a red pixel configured to emit red light, each second color pixel PXL2 may be a green pixel configured to emit green light, and each third color pixel PXL3 may be a blue pixel configured to emit blue light. In an embodiment, the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3 may respectively include a light emitting element associated with the first color, a light emitting element associated with the second color, and a light emitting element associated with the third color as light sources, so that the pixels may respectively emit light of the first color, light of the second color, and light of the third color. In an embodiment, the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3 may respectively include light emitting elements having the same color, and color filters and / or light conversion layers having different colors may be provided on the corresponding light emitting elements, so that the pixels may respectively emit light of the first color, light of the second color, and light of the third color.
[0094] The color, type, and / or number of the pixels PXL forming each pixel unit PXU are not particularly limited. For example, the color of light emitted from each pixel PXL may be changed in various ways.
[0095] Each pixel PXL may include at least one light source (eg, a light source driven by a predetermined control signal (eg, a scan signal and a data signal) and / or a power voltage (eg, a first power voltage and a second power voltage). Figures 1a to 4b For example, each pixel PXL may include at least one ultra-small light emitting element LD having a small size ranging from nanometer level to micrometer level. For example, each pixel PXL may include a plurality of ultra-small light emitting elements connected in series and / or in parallel with each other between the first pixel electrode and the second pixel electrode and / or the first power line and the second power line and forming a light source or a light source unit of the corresponding pixel PXL.
[0096] In an embodiment, each pixel PXL may be formed by an active pixel. However, the type, structure and / or driving scheme of the pixel PXL applicable to the display device according to the present disclosure is not specifically limited. For example, each pixel PXL may be constructed as a pixel of a light-emitting display device having an active or passive structure of a different type.
[0097] Figures 6a to 6c 1 and 2 are circuit diagrams each showing a pixel PXL according to an embodiment of the present disclosure. In the embodiment, Figures 6a to 6c The pixel PXL shown in FIG. 1 may be arranged in Figure 5Any one of the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3 in the display panel PNL. In addition, the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3 may have substantially the same or similar structures.
[0098] Reference Figure 6a According to an embodiment of the present disclosure, the pixel PXL may include a light source unit LSU configured to generate light having brightness corresponding to a data signal. The pixel PXL may further selectively include a pixel circuit PXC configured to drive the light source unit LSU.
[0099] In an embodiment, the light source unit LSU may include a plurality of light emitting elements LD electrically connected to each other between a first power source VDD and a second power source VSS. In an embodiment, the light emitting elements LD may be connected in parallel to each other, but the present disclosure is not limited thereto. For example, in an embodiment, the plurality of light emitting elements LD may be connected in a series / parallel combination structure between the first power source VDD and the second power source VSS.
[0100] In an embodiment, the first power supply VDD and the second power supply VSS may have different potentials so that the light emitting element LD can emit light. For example, the first power supply VDD may be set as a high potential power supply, and the second power supply VSS may be set as a low potential power supply. Here, at least during the emission period of the pixel PXL, the difference in potential between the first power supply VDD and the second power supply VSS may be set to a threshold voltage of the light emitting element LD or greater.
[0101] although Figure 6a An embodiment is shown in which the light emitting elements LD of the light source unit LSU forming each pixel PXL are connected in parallel to each other along the same direction (e.g., in the forward direction) between the first power supply VDD and the second power supply VSS, but the present disclosure is not limited thereto. For example, in an embodiment, some of the light emitting elements LD may be connected to each other along a first direction (e.g., in the forward direction) between the first power supply VDD and the second power supply VSS to form each effective light source, and other light emitting elements LD may be connected to each other along a second direction (e.g., in the reverse direction). Alternatively, in an embodiment, at least one pixel PXL may include only a single light emitting element LD (e.g., a single effective light source connected in the forward direction between the first power supply VDD and the second power supply VSS).
[0102] In an embodiment, a first end of the light emitting element LD forming each light source unit LSU may be commonly connected to the pixel circuit PXC through one electrode of the light source unit LSU (e.g., the first electrode and / or the first contact electrode of each pixel PXL), and may be connected to the first power source VDD through the pixel circuit PXC and the first power line PL1. A second end of the light emitting element LD may be commonly connected to the second power source VSS through another electrode of the light source unit LSU (e.g., the second electrode and / or the second contact electrode of each pixel PXL) and the second power line PL2.
[0103] Each light source unit LSU may emit light having brightness corresponding to a driving current supplied thereto through a corresponding pixel circuit PXC. Thus, a predetermined image may be displayed in the display area DA.
[0104] The pixel circuit PXC may be connected to the scan line Si and the data line Dj of the corresponding pixel PXL. For example, if the pixel PXL is disposed on the i-th row (i is a natural number) and the j-th column (j is a natural number) of the display area DA, the pixel circuit PXC of the pixel PXL may be connected to the i-th scan line Si and the j-th data line Dj of the display area DA. In an embodiment, the pixel circuit PXC may include a first transistor T1 and a second transistor T2 and a storage capacitor Cst.
[0105] The first transistor (also referred to as a "driving transistor") T1 is connected between the first power source VDD and the light source unit LSU. The gate electrode of the first transistor T1 is connected to the first node N1. The first transistor T1 may control a driving current to be supplied to the light source unit LSU in response to a voltage of the first node N1.
[0106] The second transistor (also referred to as a "switching transistor") T2 may be connected between the data line Dj and the first node N1. The gate electrode of the second transistor T2 is connected to the scan line Si. When a scan signal having a gate-on voltage (e.g., a low-level voltage) is supplied from the scan line Si, the second transistor T2 is turned on to electrically connect the first node N1 to the data line Dj.
[0107] During each frame period, a data signal of a corresponding frame is supplied to the data line Dj. The data signal is transmitted to the first node N1 via the second transistor T2. Thus, a voltage corresponding to the data signal is charged to the storage capacitor Cst.
[0108] One electrode of the storage capacitor Cst is connected to the first power source VDD, and the other electrode of the storage capacitor Cst is connected to the first node N1. The storage capacitor Cst may be charged with a voltage corresponding to a data signal to be supplied to the first node N1 during each frame period.
[0109] Despite Figure 6a In the embodiment, the transistors (eg, the first transistor T1 and the second transistor T2) included in the pixel circuit PXC have been shown to be formed of P-type transistors, but the present disclosure is not limited thereto. In other words, at least one of the first transistor T1 and the second transistor T2 may be changed to an N-type transistor.
[0110] For example, Figure 6b As shown in FIG. 1 , both the first transistor T1 and the second transistor T2 may be formed of N-type transistors. In this case, the gate-on voltage of the scanning signal for writing the data signal supplied to the data line Dj into the pixel PXL in each frame period may be a high-level voltage. Similarly, the voltage of the data signal for turning on the first transistor T1 may be a voltage having a voltage with a value similar to that of the first transistor T1. Figure 6a The waveform of the embodiment is opposite to the waveform of the voltage. For example, in Figure 6b In the embodiment, as the grayscale value to be represented increases, a data signal with a higher voltage level may be supplied.
[0111] In addition to the connection positions of some circuit elements and the voltage levels of control signals (eg, scan signals and data signals) being changed according to the type of transistor, Figure 6b The pixel PXL shown in FIG. 1 is similar in construction and operation to the Figure 6a The pixels PXL are basically similar. Therefore, the Figure 6b A detailed description of the pixel PXL.
[0112] The structure of the pixel circuit PXC is not limited to Figure 6a and Figure 6b In other words, the pixel circuit PXC may be formed by a known pixel circuit that may have various structures and / or be operated by various driving schemes. For example, the pixel circuit PXC may be formed by a known pixel circuit that may have various structures and / or be operated by various driving schemes. Figure 6c The embodiment shown in FIG. 1 is constructed in the same manner.
[0113] Reference Figure 6c , the pixel circuit PXC can be connected not only to the scan line Si of the corresponding horizontal row, but also to at least one other scan line (or control line). For example, the pixel circuit PXC of the pixel PXL arranged on the i-th row of the display area DA can also be connected to the i-1th scan line Si-1 and / or the i+1th scan line Si+1. In an embodiment, the pixel circuit PXC can be connected not only to the first power supply VDD and the second power supply VSS, but also to the third power supply. For example, the pixel circuit PXC can also be connected to the initialization power supply Vint. In an embodiment, the pixel circuit PXC may include a first transistor T1 to a seventh transistor T7 and a storage capacitor Cst.
[0114] The first transistor T1 may be connected between the first power source VDD and the light source unit LSU. For example, the first electrode (e.g., source electrode) of the first transistor T1 may be connected to the first power source VDD through the fifth transistor T5 and the first power line PL1, and the second electrode (e.g., drain electrode) of the first transistor T1 may be connected to the first electrode of the light source unit LSU (e.g., the first electrode of the corresponding pixel PXL) via the sixth transistor T6. The gate electrode of the first transistor T1 is connected to the first node N1. The first transistor T1 may control the driving current to be supplied to the light source unit LSU in response to the voltage of the first node N1.
[0115] The second transistor T2 is connected between the data line Dj and the first electrode of the first transistor T1. The gate electrode of the second transistor T2 is connected to the corresponding scan line Si. When a scan signal having a gate-on voltage is supplied from the scan line Si, the second transistor T2 may be turned on to electrically connect the data line Dj to the first electrode of the first transistor T1. Therefore, if the second transistor T2 is turned on, the data signal supplied from the data line Dj may be transmitted to the first transistor T1.
[0116] The third transistor T3 may be connected between the second electrode (e.g., drain electrode) of the first transistor T1 and the first node N1. The gate electrode of the third transistor T3 is connected to the corresponding scan line Si. When a scan signal having a gate-on voltage is supplied from the scan line Si, the third transistor T3 may be turned on to electrically connect the first transistor T1 in the form of a diode.
[0117] The fourth transistor T4 may be connected between the first node N1 and the initialization power supply Vint. The gate electrode of the fourth transistor T4 is connected to the previous scan line (e.g., the i-1th scan line Si-1). When the scan signal of the gate-on voltage is supplied to the i-1th scan line Si-1, the fourth transistor T4 may be turned on so that the voltage of the initialization power supply Vint may be transmitted to the first node N1. In an embodiment, the voltage of the initialization power supply Vint for initializing the gate voltage of the first transistor T1 may be equal to the lowest voltage of the data signal or less.
[0118] The fifth transistor T5 is connected between the first power supply VDD and the first transistor T1. The gate electrode of the fifth transistor T5 is connected to the corresponding emission control line (e.g., the i-th emission control line Ei). When an emission control signal having a gate cut-off voltage (e.g., a high level voltage) is supplied to the emission control line Ei, the fifth transistor T5 may be turned off, and may be turned on in other cases.
[0119] The sixth transistor T6 is connected between the first transistor T1 and the light source unit LSU. The gate electrode of the sixth transistor T6 is connected to the corresponding emission control line (e.g., the i-th emission control line Ei). When the emission control signal having the gate-off voltage is supplied to the emission control line Ei, the sixth transistor T6 may be turned off, and may be turned on in other cases.
[0120] The seventh transistor T7 is connected between the first electrode of the light source unit LSU (for example, the first electrode of the corresponding pixel PXL) and the initialization power supply Vint. The gate electrode of the seventh transistor T7 is connected to any one of the scan lines of the subsequent stage (for example, connected to the i+1 scan line Si+1). When the scan signal of the gate-on voltage is supplied to the i+1 scan line Si+1, the seventh transistor T7 can be turned on so that the voltage of the initialization power supply Vint can be supplied to the first electrode of the light source unit LSU. In this case, during each initialization period in which the voltage of the initialization power supply Vint is transmitted to the light source unit LSU, the voltage of the first electrode of the light source unit LSU can be initialized. The control signal for controlling the operation of the seventh transistor T7 can be changed in various ways. For example, in an embodiment, the gate electrode of the seventh transistor T7 can be connected to the scan line of the corresponding horizontal row (that is, the i-th scan line Si). In this case, when the scan signal with the gate-on voltage is supplied to the i-th scan line Si, the seventh transistor T7 can be turned on so that the voltage of the initialization power supply Vint can be supplied to the first electrode of the light source unit LSU.
[0121] The storage capacitor Cst may be connected between the first power source VDD and the first node N1. The storage capacitor Cst may store a voltage corresponding to both the data signal applied to the first node N1 and the threshold voltage of the first transistor T1 during each frame period.
[0122] Despite Figure 6c , the transistors (eg, the first to seventh transistors T1 to T7) included in the pixel circuit PXC have been shown to be formed of P-type transistors, but the present disclosure is not limited thereto. For example, at least one of the first to seventh transistors T1 to T7 may be changed to an N-type transistor.
[0123] The structure of the pixel PXL applicable to the present disclosure is not limited to Figures 6a to 6cThe embodiment shown in , and each pixel PXL may have various well-known structures. For example, the pixel circuit PXC included in each pixel PXL may be formed by a well-known pixel circuit that may have various structures and / or operate by various driving schemes. In an embodiment of the present disclosure, each pixel PXL may be constructed in a passive light-emitting display device or the like. In this case, the pixel circuit PXC may be omitted, and each of the opposite ends of the light-emitting element LD forming the light source unit LSU may be directly connected to the scan line Si, the data line Dj, the first power line PL1 or the second power line PL2 and / or a predetermined control line.
[0124] Figures 7 to 20 are plan views each showing a pixel PXL according to an embodiment of the present disclosure. In an embodiment, each pixel PXL may be Figures 5 to 6c Any one of the pixels PXL shown in , but the present disclosure is not limited thereto.
[0125] Figures 7 to 20 The structure of each pixel PXL is shown with focus on the light source unit LSU. Here, the pixel PXL may further include a circuit element (eg, forming a circuit element) for controlling each light source unit LSU. Figures 6a to 6c In an embodiment, the circuit element may be disposed on a layer different from that of the light source unit LSU. For example, the circuit element may be disposed in a pixel circuit layer located on one surface of the base layer BSL, and the light source unit LSU may be disposed in a display element layer disposed on the pixel circuit layer.
[0126] Furthermore, in the embodiments, Figures 7 to 20 An embodiment is shown in which each light source unit LSU is connected to a predetermined power line (e.g., a first power line PL1 and / or a second power line PL2), a circuit element (e.g., at least one circuit element forming a pixel circuit PXC), and / or a signal line (e.g., a scan line Si and / or a data line Dj) through a first contact hole CH1 and a second contact hole CH2, but the present disclosure is not limited thereto. For example, in an embodiment of the present disclosure, at least one of the first electrode ELT1 and the second electrode ELT2 of each pixel PXL may be directly connected to a predetermined power line and / or a signal line without a contact hole and / or an intermediate line.
[0127] Reference Figure 7, the pixel PXL according to the embodiment of the present disclosure may include a plurality of light emitting elements LD and electrodes to form each light source unit LSU. For example, the pixel PXL may include a first electrode ELT1 and a second electrode ELT2 disposed in each pixel region at positions spaced apart from each other, a plurality of light emitting elements LD arranged between the first electrode ELT1 and the second electrode ELT2, and a first contact electrode CNE1 and a second contact electrode CNE2 disposed on the first electrode ELT1 and the second electrode ELT2, respectively. The first contact electrode CNE1 and the second contact electrode CNE2 may be disposed in each pixel region at positions spaced apart from each other in the same manner as the first electrode ELT1 and the second electrode ELT2, and electrically connect the first end EP1 and the second end EP2 of the light emitting element LD to the first electrode ELT1 and the second electrode ELT2, respectively. In addition, the pixel PXL according to the embodiment of the present disclosure may include at least one first conductive pattern CP1 (e.g., a plurality of first conductive patterns CP1) disposed between the first contact electrode CNE1 and at least one light emitting element LD (e.g., a plurality of light emitting elements LD).
[0128] The first electrode ELT1 and the second electrode ELT2 may be arranged at positions spaced apart from each other in each pixel region in which the corresponding pixel PXL is arranged and / or formed, specifically, may be arranged in the emission region EMA of the corresponding pixel PXL. In an embodiment, each pixel region may include a region in which a light source unit LSU and / or a circuit element for forming the corresponding pixel PXL is arranged. The emission region EMA may be a region in which a light emitting element LD (specifically, an effective light source effectively connected between the first electrode ELT1 and the second electrode ELT2) of the light source unit LSU forming each pixel PXL is arranged. In addition, a predetermined electrode (e.g., the first electrode ELT1 and the second electrode ELT2 and the first contact electrode CNE1 and the second contact electrode CNE2) or an electrode region connected to the light emitting element LD may be arranged in the emission region EMA. The emission region EMA may be surrounded by a light shielding and / or reflective dam structure (also referred to as a "pixel defining layer") formed between the pixels PXL to define each pixel region and the emission region EMA formed in the pixel region. For example, a dam structure surrounding the emission region EMA may be arranged around the emission region EMA.
[0129] In an embodiment, the first electrode ELT1 and the second electrode ELT2 may be spaced apart from each other. For example, the first electrode ELT1 and the second electrode ELT2 may be disposed in parallel in each emission area EMA at positions spaced apart from each other by a predetermined distance along the first direction DR1.
[0130] In an embodiment, each of the first electrode ELT1 and the second electrode ELT2 may have a strip shape extending in any one direction. For example, each of the first electrode ELT1 and the second electrode ELT2 may have a strip shape extending in a second direction DR2 intersecting with the first direction DR1 (for example, perpendicular to the first direction DR1). However, the present disclosure is not limited thereto. For example, the shape, orientation and / or relative arrangement relationship of the first electrode ELT1 and the second electrode ELT2 may be changed in various ways.
[0131] In addition, one or more first electrodes ELT1 and second electrodes ELT2 may be provided in each pixel region, and the number of first electrodes ELT1 and second electrodes ELT2 provided in the pixel region is not specifically limited. For example, a plurality of first electrodes ELT1 extending along the second direction DR2 and arranged parallel to each other may be provided in each pixel region. At least one second electrode ELT2 facing each first electrode ELT1 may be provided in each pixel region. For example, in each pixel region, one second electrode ELT2 may be provided between two first electrodes ELT1, and a plurality of second electrodes ELT2 may be provided to correspond to the plurality of first electrodes ELT1, respectively.
[0132] In an embodiment, the first electrode ELT1 may be electrically connected to a predetermined circuit element (e.g., at least one transistor forming the pixel circuit PXC), a power line (e.g., a first power line PL1) and / or a signal line (e.g., a scan line Si, a data line Dj, or a predetermined control line) through a first connection electrode CNL1 and / or a first contact hole CH1. In an embodiment, the first electrode ELT1 may be electrically connected to a predetermined circuit element disposed thereunder through the first connection electrode CNL1 and the first contact hole CH1, and may be electrically connected to the first line through the circuit element. The first line may be a first power line PL1 for supplying a first power supply VDD, but the present disclosure is not limited thereto. For example, in an embodiment, the first line may be a signal line through which a predetermined first drive signal (e.g., a scan signal, a data signal, or a predetermined control signal) may be supplied.
[0133] Alternatively, in an embodiment, the first electrode ELT1 may be directly connected to a predetermined power line or signal line without the first connection electrode CNL1, the first contact hole CH1 and / or the circuit element. In this case, the first electrode ELT1 may be connected to the predetermined power line or signal line integrally or non-integrally.
[0134] In an embodiment, the first electrode ELT1 and the first connection electrode CNL1 may extend in different directions in corresponding pixel regions. For example, when the first connection electrode CNL1 extends in a first direction DR1, the first electrode ELT1 may extend in a second direction DR2 intersecting the first direction DR1.
[0135] In an embodiment, the first electrode ELT1 and the first connection electrode CNL1 may be integrally connected to each other. For example, the first electrode ELT1 may be bifurcated from the first connection electrode CNL1 in at least one manner. In the case where the first electrode ELT1 and the first connection electrode CNL1 are integrally connected to each other, the first connection electrode CNL1 may be regarded as a region of the first electrode ELT1. However, the present disclosure is not limited thereto. For example, in an embodiment, the first electrode ELT1 and the first connection electrode CNL1 may be formed separately and electrically connected to each other through at least one contact hole, a via, or the like.
[0136] In an embodiment, the second electrode ELT2 may be electrically connected to a predetermined circuit element (e.g., at least one transistor forming the pixel circuit PXC), a power line (e.g., a second power line PL2) and / or a signal line (e.g., a scan line Si, a data line Dj, or a predetermined control line) through a second connection electrode CNL2 and / or a second contact hole CH2. For example, the second electrode ELT2 may be electrically connected to a second power line PL2 disposed thereunder through a second connection electrode CNL2 and a second contact hole CH2. Optionally, in an embodiment, the second electrode ELT2 may be directly connected to a predetermined power line or signal line without a second connection electrode CNL2 and / or a second contact hole CH2. In this case, the second electrode ELT2 may be connected to a predetermined power line or signal line integrally or non-integrally.
[0137] In an embodiment, the second electrode ELT2 and the second connection electrode CNL2 may extend in different directions. For example, when the second connection electrode CNL2 extends in the first direction DR1, the second electrode ELT2 may extend in the second direction DR2 intersecting the first direction DR1.
[0138] In an embodiment, the second electrode ELT2 may be integrally connected to the second connection electrode CNL2. For example, the second electrode ELT2 may be bifurcated from the second connection electrode CNL2 in at least one manner. In the case where the second electrode ELT2 and the second connection electrode CNL2 are integrally connected to each other, the second connection electrode CNL2 may be regarded as a region of the second electrode ELT2. However, the present disclosure is not limited thereto. For example, in an embodiment, the second electrode ELT2 and the second connection electrode CNL2 may be formed separately and electrically connected to each other through at least one contact hole, a via, etc.
[0139] Here, during the process of forming the pixel PXL, specifically, before the alignment of the light emitting element LD is completed, the respective first electrodes ELT1 of the pixels PXL disposed in the display area DA may be electrically connected to each other, and the respective second electrodes ELT2 of the pixels PXL may be electrically connected to each other. In the step of aligning the light emitting element LD, a first alignment signal (or a first alignment voltage) and a second alignment signal (or a second alignment voltage) may be supplied to the first electrode ELT1 and the second electrode ELT2, respectively. For example, an AC alignment signal may be supplied to any one of the first electrode ELT1 and the second electrode ELT2, and an alignment voltage having a constant voltage level may be supplied to the other of the first electrode ELT1 and the second electrode ELT2.
[0140] In other words, in the step of aligning the light emitting element LD, a predetermined alignment signal may be applied between the first electrode ELT1 and the second electrode ELT2 so that an electric field may be formed between the first electrode ELT1 and the second electrode ELT2. The light emitting element LD supplied to each pixel region (specifically, the emission region EMA of each pixel PXL) may be aligned between the first electrode ELT1 and the second electrode ELT2 by the electric field. After the alignment of the light emitting element LD is completed, the connection between the first electrode ELT1 and / or the connection between the second electrode ELT2 may be disconnected between the pixels PXL so that the pixels PXL may be driven individually.
[0141] Each of the first electrode ELT1 and the second electrode ELT2 may have a single-layer or multi-layer structure. For example, each first electrode ELT1 may include at least one reflective electrode layer, and optionally further include at least one transparent electrode layer and / or a conductive cover layer. Similarly, each second electrode ELT2 may include at least one reflective electrode layer, and optionally further include at least one transparent electrode layer and / or a conductive cover layer.
[0142] A plurality of light emitting elements LD may be disposed between the first electrode ELT1 and the second electrode ELT2. Each light emitting element LD may be electrically connected between the first electrode ELT1 and the second electrode ELT2 corresponding to each other.
[0143] In an embodiment, at least one light emitting element (hereinafter, referred to as an "ineffective light source") that is not completely connected between the first electrode ELT1 and the second electrode ELT2 may also be provided in each emission area EMA. Hereinafter, the embodiments of the present disclosure will be described focusing on the light emitting element LD (i.e., the effective light source), and the opposite ends of each of the light emitting elements LD are connected to the first electrode ELT1 and the second electrode ELT2.
[0144] In an embodiment, each light emitting element LD may be a rod-type light emitting diode having a longitudinal direction, but the present disclosure is not limited thereto. For example, in an embodiment, at least some of the light emitting elements LD may each be a light emitting diode having a core-shell structure.
[0145] In an embodiment, each of the light emitting elements LD may be a light emitting element made of a material having an inorganic crystal structure and having an ultra-small size (eg, a size ranging from nanometers to micrometers). Figures 1a to 4b However, the size of the light emitting element LD may be changed in various ways according to the design conditions of each light emitting device (eg, pixel PXL) using the light emitting element LD as a light source.
[0146] In an embodiment, each light emitting element LD may include a first end EP1 and a second end EP2, the first end EP1 being disposed at one end of the light emitting element LD with respect to the longitudinal direction (L) and being electrically connected to the first electrode ELT1, and the second end EP2 being disposed at the other end of the light emitting element LD with respect to the longitudinal direction (L) and being electrically connected to the second electrode ELT2. For example, in a region in which the first electrode ELT1 and the second electrode ELT2 corresponding to each other are disposed to face each other, each light emitting element LD may be horizontally oriented along the first direction DR1 between the first electrode ELT1 and the second electrode ELT2.
[0147] although Figure 7 The light emitting elements LD are shown to be uniformly oriented in any one direction (for example, in the first direction DR1), but the present disclosure is not limited thereto. For example, at least one of the light emitting elements LD may be oriented in a diagonal direction between the first electrode ELT1 and the second electrode ELT2. Figure 7 Although not shown, at least one light emitting element (ie, an ineffective light source) that is not completely connected between the first electrode ELT1 and the second electrode ELT2 may be further provided in each pixel region and / or in a region provided around the pixel region.
[0148] In an embodiment, the light emitting element LD may be prepared in a diffused form in a predetermined solution and then supplied to each pixel region (specifically, the emission region EMA of each pixel PXL) by an inkjet printing scheme or the like. For example, the light emitting element LD may be mixed with a volatile solvent and supplied to each emission region EMA. Here, if a predetermined alignment voltage (or alignment signal) is applied to the first electrode ELT1 and the second electrode ELT2, an electric field is formed between the first electrode ELT1 and the second electrode ELT2, whereby the light emitting element LD may be aligned between the first electrode ELT1 and the second electrode ELT2. After aligning the light emitting element LD, the solvent may be removed by a volatilization scheme or other schemes. In this way, the light emitting element LD may be reliably disposed between the first electrode ELT1 and the second electrode ELT2. In addition, the first contact electrode CNE1 and the second contact electrode CNE2 may be formed at opposite ends (i.e., the first end EP1 and the second end EP2) of the light emitting element LD, respectively. Therefore, the light emitting element LD may be more reliably connected between the first electrode ELT1 and the second electrode ELT2.
[0149] The first end EP1 of the light emitting element LD can be electrically connected to the first power supply VDD via the first contact electrode CNE1, the first electrode ELT1, the pixel circuit PXC and / or the first power line PL1. The second end EP2 of the light emitting element LD can be electrically connected to the second power supply VSS via the second contact electrode CNE2, the second electrode ELT2 and / or the second power line PL2. Therefore, at least one light emitting element LD connected between the first electrode ELT1 and the second electrode ELT2 in the forward direction can emit light with a brightness corresponding to the driving current supplied from the pixel circuit PXC, etc. Thus, the pixel PXL can emit light corresponding to the driving current.
[0150] In an embodiment of the present disclosure, in at least one of the light emitting elements LD arranged between the first electrode ELT1 and the second electrode ELT2 of each pixel PXL, each first end EP1 may be electrically connected to the first electrode ELT1 through the first conductive pattern CP1 and the first contact electrode CNE1, and each second end EP2 may be electrically connected to the second electrode ELT2 through at least the second contact electrode CNE2. Hereinafter, among the light emitting elements LD provided in each pixel PXL, the light emitting element LD of which at least one end (e.g., the first end EP1) is electrically connected to the first electrode ELT1 or the second electrode ELT2 (e.g., the first electrode ELT1) via at least one conductive pattern (e.g., the first conductive pattern CP1) will be referred to as a "first light emitting element LD1".
[0151] In addition, in an embodiment, the first end EP1 and the second end EP2 of at least another light emitting element LD among the light emitting elements LD arranged between the first electrode ELT1 and the second electrode ELT2 of each pixel PXL may be respectively and directly connected to the first contact electrode CNE1 and the second contact electrode CNE2, and electrically connected to the first electrode ELT1 and the second electrode ELT2 through the first contact electrode CNE1 and the second contact electrode CNE2, respectively. Hereinafter, among the light emitting elements LD arranged in each pixel PXL, the light emitting element LD whose two opposite ends (i.e., the first end EP1 and the second end EP2) are electrically connected to the first electrode ELT1 and the second electrode ELT2 and / or the first contact electrode CNE1 and the second contact electrode CNE2 without a conductive pattern will be referred to as "second light emitting element LD2". The term "light emitting element LD" or "a plurality of light emitting elements LD" will be used to arbitrarily specify one or more of the first light emitting element LD1 and the second light emitting element LD2, or to collectively specify the first light emitting element LD1 and the second light emitting element LD2.
[0152] As such, each of the plurality of light emitting elements LD electrically connected between the first electrode ELT1 and the second electrode ELT2 and between the first contact electrode CNE1 and the second contact electrode CNE2 (specifically, connected in a positive direction to emit light in response to a predetermined control signal and / or power supplied to the first electrode ELT1 and / or the second electrode ELT2) can form an effective light source of the corresponding pixel PXL. Such effective light sources can be gathered to form a light source unit LSU of the corresponding pixel PXL.
[0153] The first contact electrode CNE1 may be disposed over each first electrode ELT1 to overlap the first electrode ELT1. The first contact electrode CNE1 may be electrically connected to each first electrode ELT1.
[0154] In an embodiment, the first contact electrode CNE1 may be spaced apart from at least one first light emitting element LD1 and electrically connected to the first light emitting element LD1 through at least one first conductive pattern CP1. For example, at least in a plan view, the first contact electrode CNE1 may be disposed at a position spaced apart from the respective first ends EP1 of the plurality of first light emitting elements LD1 and electrically connected to the first ends EP1 of the first light emitting elements LD1 through the plurality of first conductive patterns CP1 overlapped and / or connected to the respective first ends EP1 of the first light emitting elements LD1. The first end EP1 of the first light emitting element LD1 may be electrically connected to the first electrode ELT1 through the first contact electrode CNE1 and the respective first conductive pattern CP1.
[0155] The first contact electrode CNE1 may be formed to overlap with at least one second light emitting element LD2. For example, the first contact electrode CNE1 may include at least one first protrusion PP1 protruding toward the at least one second light emitting element LD2 to overlap with the first end EP1 of the second light emitting element LD2. For example, the first contact electrode CNE1 may include a plurality of first protrusions PP1 protruding toward the plurality of second light emitting elements LD2 to overlap with the corresponding first ends EP1 of the second light emitting elements LD2. Each first protrusion PP1 may protrude from one edge of the first contact electrode CNE1 (for example, one edge facing the second electrode ELT2 and the second contact electrode CNE2) and be formed integrally with the first contact electrode CNE1. In other words, in the embodiment, each first protrusion PP1 may be a region of the first contact electrode CNE1. The first end EP1 of the second light emitting element LD2 may be electrically connected to the first electrode ELT1 through the first contact electrode CNE1. In addition, the first end EP1 of the second light emitting element LD2 may be stably fixed by the first contact electrode CNE1, so that the second light emitting element LD2 may be prevented from being removed from the alignment position.
[0156] The second end EP2 of each of the second light emitting elements LD2 may be electrically connected to the second contact electrode CNE2. For example, the second end EP2 of each of the second light emitting elements LD2 may overlap the second contact electrode CNE2 and thus may be directly connected to the second contact electrode CNE2.
[0157] The second contact electrode CNE2 may be disposed over the second electrode ELT2 to overlap the second electrode ELT2. The second contact electrode CNE2 may be electrically connected to the second electrode ELT2.
[0158] In an embodiment, the second contact electrode CNE2 may be electrically connected to the corresponding second end EP2 of the light emitting element LD. For example, the second contact electrode CNE2 may overlap with the second end EP2 of the light emitting element LD and may be electrically connected to the second end EP2.
[0159] The second end EP2 of the light emitting element LD may be electrically connected to the second electrode ELT2 through the second contact electrode CNE2. In addition, the second end EP2 of the light emitting element LD may be stably fixed by the second contact electrode CNE2, thereby preventing the light emitting element LD from being removed from the aligned position.
[0160] However, the present disclosure is not limited to the embodiment in which the second end EP2 of the light emitting element LD is indirectly connected to the second electrode ELT2 through the second contact electrode CNE2. For example, in an embodiment of the present disclosure, the second end EP2 of the light emitting element LD may be directly connected to the second electrode ELT2. In this case, the second contact electrode CNE2 may not be provided.
[0161] Each first conductive pattern CP1 may be disposed between the corresponding first light emitting element LD1 and the first contact electrode CNE1. For example, each first conductive pattern CP1 may be disposed on the first end EP1 of the corresponding first light emitting element LD1 and a region of the first contact electrode CNE1 adjacent to the first end EP1 of the corresponding first light emitting element LD1.
[0162] In an embodiment, the first end EP1 of each first light emitting element LD1 may be spaced apart from the adjacent first electrode ELT1 and the adjacent first contact electrode CNE1, and electrically connected to the first electrode ELT1 via the corresponding first conductive pattern CP1 and the first contact electrode CNE1. To this end, the first electrode ELT1 and the second electrode ELT2 may be spaced apart from each other by a distance d1 equal to or greater than the average length L of the light emitting element LD. At least one of the first electrode ELT1 and the second electrode ELT2 (e.g., the first electrode ELT1) may be electrically connected to any one end (e.g., the first end EP1) of at least one first light emitting element LD1 via the corresponding conductive pattern (e.g., the first conductive pattern CP1) and the corresponding contact electrode (e.g., the first contact electrode CNE1).
[0163] In this case, if a short circuit defect occurs on at least one first light emitting element LD1, at least one conductive pattern connected to at least one end of the first light emitting element LD1 on which the short circuit defect has occurred (for example, the first conductive pattern CP1 connected to the first end EP1 of the first light emitting element LD1) can be selectively disconnected. Therefore, it is possible to prevent leakage current from flowing through the first light emitting element LD1 that has been short-circuited, and allow defective pixels to be effectively repaired.
[0164] In an embodiment, each of the first conductive patterns CP1 may include at least one of various metal materials (including silver (Ag), magnesium (Mg), aluminum (Al), platinum (Pt), palladium (Pd), gold (Au), nickel (Ni), neodymium (Nd), iridium (Ir), chromium (Cr), titanium (Ti), molybdenum (Mo), copper (Cu), etc. or alloys thereof), or various transparent conductive materials (including silver nanowire (AgNW), indium tin oxide (ITO), indium zinc oxide (IZO), antimony zinc oxide (AZO), indium tin zinc oxide (ITZO), zinc oxide (ZnO), tin oxide (SnO 2 ), carbon nanotubes, graphene, etc. In addition, each of the first conductive patterns CP1 may include at least one of various conductive materials that may be used to form an electrode or a wire to have conductivity.
[0165] In an embodiment, each first conductive pattern CP1 may include the same conductive material as the constituent material of at least one of the first and second electrodes ELT1 and ELT2 and the first and second contact electrodes CNE1 and CNE2, or may include at least one conductive material not included in the aforementioned electrodes. For example, the first conductive pattern CP1 may include at least one conductive material different from the constituent material of the first contact electrode CNE1.
[0166] In an embodiment, each first conductive pattern CP1 may include a low-melting-point conductive material having a lower melting point than that of the first contact electrode CNE1. In this case, when heat is applied to the target first conductive pattern CP1 to be disconnected by a relatively simple scheme (such as a scheme of applying a laser beam or a predetermined voltage to the first conductive pattern CP1), the first conductive pattern CP1 can be easily disconnected. Therefore, even if a short-circuit defect occurs on the light-emitting element LD (specifically, at least one first light-emitting element LD of which at least one end is connected to the first conductive pattern CP1), the first conductive pattern CP1 connected to the short-circuited first light-emitting element LD can be selectively disconnected. Therefore, the short-circuited first light-emitting element LD can be selectively isolated from the first electrode ELT1 and / or the second electrode ELT2. Therefore, the other light-emitting elements LD that are not short-circuited can be fully used to form the light source unit LSU, so that the defective pixel can be effectively repaired.
[0167] In an embodiment, the first conductive pattern CP1 may include a low melting point metal or a low melting point alloy having a melting point of 400° C. or less. For example, the first conductive pattern CP1 may be formed of an alkali metal having a relatively low melting point (e.g., at least one of lithium (Li), sodium (Na), potassium (K), rubidium (Rb), cesium (Cs), francium (Fr)), an alkaline earth metal (e.g., at least one of calcium (Ca), strontium (Sr), barium (Ba), and radium (Ra)), bismuth (Bi), lead (Pb), tin (Sn), cadmium (Cd), zinc (Zn), and antimony (Sb), or at least one of an alloy (or plate) including the foregoing metals. For example, the first conductive pattern CP1 may be formed of a SAC (Sn-Ag-Cu) alloy. However, the conductive material that can be used to form the first conductive pattern CP1 is not limited to the foregoing examples, and the first conductive pattern CP1 may include at least one of various conductive materials.
[0168] In addition, in an embodiment, the first conductive pattern CP1 may be formed of a transparent or semi-transparent conductive layer satisfying a predetermined transmittance range to allow light emitted from the first light emitting element LD1 to pass therethrough. For example, the first conductive pattern CP1 may include a transparent electrode material (e.g., a conductive oxide such as ITO, IZO, ZnO, and ITZO) or a metal compound having a transparent or semi-transparent property.
[0169] In an embodiment, the first conductive pattern CP1 may be formed thin with a limited thickness or in a mesh shape having a plurality of openings to ensure transmittance within a predetermined range. In addition, the first conductive pattern CP1 may have a single layer structure or a multilayer structure, and the shape or cross-sectional structure of the first conductive pattern CP1 is not particularly limited.
[0170] In an embodiment, in the case where each pixel PXL includes a plurality of first light emitting elements LD1 arranged between the first electrode ELT1 and the second electrode ELT2, the pixel PXL may include a plurality of first conductive patterns CP1 disposed on the respective first ends EP1 of the first light emitting elements LD1. For example, each pixel PXL may include a plurality of conductive patterns CP1 disposed at positions spaced apart from each other on the respective first ends EP1 of the plurality of first light emitting elements LD1.
[0171] In an embodiment, a plurality of first conductive patterns CP1 may be regularly disposed in each emission area EMA. For example, the first conductive patterns CP1 and the first protrusions PP1 may be regularly arranged on one edge of the first contact electrode CNE1 along an extension direction of the first contact electrode CNE1 (for example, along the second direction DR2). For example, the first conductive patterns CP1 and the first protrusions PP1 may be alternately arranged on one edge of the first contact electrode CNE1.
[0172] The number and / or arrangement structure of the first conductive patterns CP1 disposed in the emission area EMA of each pixel PXL may be changed in various ways. In addition, the number and / or arrangement structure of the first conductive patterns CP1 dispersed in the pixels PXL disposed in the display area DA may be the same as each other. Alternatively, the number and / or arrangement structure of the first conductive patterns CP1 included in the pixels PXL may be different from each other.
[0173] Reference Figure 8 , the first conductive pattern CP1 may be changed in the region between the first electrode ELT1 and the second electrode ELT2 with its set period and / or interval. For example, the first conductive pattern CP1 and the first protrusion PP1 may be regularly arranged at a ratio of 1:2 in the region where the corresponding first electrode ELT1 and the second electrode ELT2 face each other.
[0174] Reference Fig. 9, each first protrusion PP1 may overlap with a plurality of second light emitting elements LD2. For example, the pixel PXL may include a plurality of second light emitting elements LD2 continuously arranged between the first electrode ELT1 and the second electrode ELT2 along a direction (e.g., a second direction DR2) along which the first electrode ELT1 and the second electrode ELT2 extend. Each first protrusion PP1 may have a width Wp greater than a distance d2 between corresponding second light emitting elements LD2 continuously arranged, and may overlap with a corresponding first end EP1 of the continuously arranged second light emitting elements LD2. In other words, in an embodiment, the size of each first protrusion PP1 and the arrangement relationship between the first protrusion PP1 and the second light emitting element LD2 may be changed in various ways.
[0175] Reference Fig.10 and Fig.11 , when a plurality of first electrodes ELT1 and / or a plurality of second electrodes ELT2 are provided in the pixel PXL, a plurality of regions may be different from each other in the arrangement relationship of the first conductive pattern CP1 and / or the first protrusion PP1, and any one of the first electrodes ELT1 and the second electrode ELT2 corresponding thereto in each of the plurality of regions face each other. For example, in an embodiment, as Fig.10 As shown in , the first conductive pattern CP1 and the first protrusion PP1 may be repeatedly disposed at a ratio of 1:2 between the first electrode ELT1 disposed on one side (e.g., the left side) of the emission area EMA and the second electrode ELT2 adjacent to the first electrode ELT1. The first conductive pattern CP1 and the first protrusion PP1 may be alternately disposed at a ratio of 1:1 between the first electrode ELT1 disposed on the other side (e.g., the right side) of the emission area EMA and the second electrode ELT2 adjacent to the first electrode ELT1.
[0176] In an embodiment, Fig.11As shown in , the first conductive pattern CP1 may be respectively disposed on the first ends EP1 of all of the effective light emitting elements LD, and the effective light emitting elements LD are arranged between the first electrode ELT1 disposed on one side (e.g., the left side) of the emission area EMA and the second electrode ELT2 adjacent to the first electrode ELT1. In this case, all of the light emitting elements LD disposed in the corresponding region (e.g., the left region of the emission area EMA) may be the first light emitting elements LD1. The first electrode ELT1 and the first contact electrode CNE1 connected to the first light emitting element LD1 may be electrically connected to the first end EP1 of the first light emitting element LD1 via the corresponding first conductive pattern CP1. The first conductive pattern CP1 and the first protrusion PP1 may be alternately disposed at a predetermined ratio (e.g., a ratio of 1:1) between the first electrode ELT1 disposed on the other side (e.g., the right side) of the emission area EMA and the second electrode ELT2 adjacent to the first electrode ELT1. In this case, the first light emitting element LD1 and the second light emitting element LD2 may be alternately disposed in the corresponding region (e.g., the right region of the emission area EMA).
[0177] Reference Fig.12 , the first conductive patterns CP1 may be respectively formed on the first ends EP1 of the light emitting elements LD (specifically, all the light emitting elements LD connected between the first electrode ELT1 and the second electrode ELT2 and forming the corresponding effective light source) disposed in each emission area EMA. For example, the light source unit LSU of each pixel PXL may be formed by a plurality of first light emitting elements LD1, each of which has at least one end (e.g., the first end EP1) on which each corresponding conductive pattern (e.g., each corresponding first conductive pattern CP1) is disposed. In an embodiment, the first conductive patterns CP1 may be spaced apart from each other and formed separately. Therefore, even if a short circuit defect occurs on at least one of the first light emitting elements LD1, only the short-circuited first light emitting element LD1 may be selectively isolated from the first electrode ELT1 and / or the second electrode ELT2 (e.g., the first electrode ELT1).
[0178] Reference Fig.13 and Fig.14 In at least one region of the emission region EMA, the first conductive pattern CP1 and / or the first protrusion PP1 may be irregularly dispersed. Fig.13As shown in FIG, a first end EP1 of a light emitting element LD disposed between a first electrode ELT1 disposed on one side (e.g., the left side) of an emission area EMA and a second electrode ELT2 adjacent to the first electrode ELT1 may be connected to a first contact electrode CNE1 and the first electrode ELT1 through a corresponding first conductive pattern CP1. In addition, between a first electrode ELT1 disposed on the other side (e.g., the right side) of the emission area EMA and a second electrode ELT2 adjacent to the first electrode ELT1, a plurality of first conductive patterns CP1 and a first protrusion PP1 may be irregularly dispersed and disposed on one edge of a first contact electrode CNE1 overlapping the first electrode ELT1.
[0179] In the embodiments, reference Fig.14 , the first conductive pattern CP1 and / or the first protrusion PP1 may be irregularly dispersed in the entire area of the emission area EMA. For example, in each emission area EMA, the first conductive pattern CP1 and the first protrusion PP1 may be regularly or irregularly dispersed along the extension direction of the first contact electrode CNE1 (for example, along the second direction DR2) and disposed on one edge of each first contact electrode CNE1.
[0180] Reference Fig.15 , the first end EP1 of each of the plurality of first light emitting elements LD1 may overlap with the corresponding first contact electrode CNE1 and thus be electrically connected to the first contact electrode CNE1. In addition, the second end EP2 of each of the first light emitting elements LD1 may be electrically connected to the second contact electrode CNE2 corresponding to the second conductive pattern CP2 through the corresponding second conductive pattern CP2, and electrically connected to the second electrode ELT2 through the second contact electrode CNE2.
[0181] For example, the pixel PXL may include at least one second conductive pattern CP2 disposed between the second contact electrode CNE2 and at least one first light emitting element LD1 disposed in the emission area EMA. In an embodiment, the second end EP2 of the first light emitting element LD1 may be spaced apart from the second contact electrode CNE2 adjacent to the second end EP2, and may be electrically connected to the second contact electrode CNE2 via the corresponding second conductive pattern CP2.
[0182] In an embodiment, each second conductive pattern CP2 may include at least one of various metal materials (including silver (Ag), magnesium (Mg), aluminum (Al), platinum (Pt), palladium (Pd), gold (Au), nickel (Ni), neodymium (Nd), iridium (Ir), chromium (Cr), titanium (Ti), molybdenum (Mo), copper (Cu), etc. or alloys thereof), or various transparent conductive materials (including silver nanowire (AgNW), indium tin oxide (ITO), indium zinc oxide (IZO), antimony zinc oxide (AZO), indium tin zinc oxide (ITZO), zinc oxide (ZnO), tin oxide (SnO 2 ), carbon nanotubes, graphene, etc. In addition, each second conductive pattern CP2 may include at least one of various conductive materials that can be used to form an electrode or a wire to have conductivity.
[0183] In an embodiment, each second conductive pattern CP2 may include the same conductive material as the constituent material of at least one of the first and second electrodes ELT1 and ELT2 and the first and second contact electrodes CNE1 and CNE2, or may include at least one conductive material not included in the aforementioned electrodes. For example, the second conductive pattern CP2 may include at least one conductive material different from the constituent material of the second contact electrode CNE2.
[0184] In an embodiment, the second conductive pattern CP2 may include a low melting point conductive material having a melting point lower than that of the second contact electrode CNE2. For example, the second conductive pattern CP2 may include at least one of the low melting point conductive materials described above as constituent materials of the first conductive pattern CP1. In this case, the second conductive pattern CP2 may be easily disconnected by applying heat to the second conductive pattern CP2 (for example, by applying a laser beam or a predetermined voltage to the second conductive pattern CP2). In an embodiment, the second conductive pattern CP2 may be formed of the same conductive material as the conductive material of the first conductive pattern CP1, but the present disclosure is not limited thereto.
[0185] The second conductive pattern CP2 may include a transparent electrode material formed thin with a limited thickness or formed in a mesh shape with a plurality of openings, thereby ensuring transmittance within a predetermined range in a manner similar to the first conductive pattern CP1. In addition, the second conductive pattern CP2 may have a single-layer structure or a multi-layer structure, and the shape or cross-sectional structure of the second conductive pattern CP2 is not specifically limited.
[0186] In an embodiment, the second contact electrode CNE2 may include at least one second protrusion PP2 protruding toward the at least one second light emitting element LD2 to overlap the second end EP2 of the second light emitting element LD2. The second end EP2 of the second light emitting element LD2 may be directly connected to the second contact electrode CNE2 and electrically connected to the second electrode ELT2 through the second contact electrode CNE2.
[0187] Reference Fig.16 , in one region (e.g., the left region) of the emission region EMA, the second end EP2 of at least one first light emitting element LD1 may be electrically connected to the second contact electrode CNE2 and the second electrode ELT2 via each corresponding second conductive pattern CP2. The second end EP2 of at least one second light emitting element LD2 may overlap with the second contact electrode CNE2 through a second protrusion PP2 formed on the second contact electrode CNE2, thereby being electrically connected to the second contact electrode CNE2 and the second electrode ELT2. In addition, in the corresponding region, the first ends EP1 of the first light emitting element LD1 and the second light emitting element LD2 may overlap with the first contact electrode CNE1 and be electrically connected to the first contact electrode CNE1 and the first electrode ELT1.
[0188] In another region (e.g., right region) of the emission region EMA, a first end EP1 of at least one first light emitting element LD1 may be electrically connected to the first contact electrode CNE1 and the first electrode ELT1 via each corresponding first conductive pattern CP1. A first end EP1 of at least one second light emitting element LD2 may overlap with the first contact electrode CNE1 through a first protrusion PP1 formed on the first contact electrode CNE1, thereby being electrically connected to the first contact electrode CNE1 and the first electrode ELT1. In addition, in the corresponding region, a second end EP2 of the first light emitting element LD1 and the second light emitting element LD2 may overlap with the second contact electrode CNE2 and be electrically connected to the second contact electrode CNE2 and the second electrode ELT2.
[0189] Reference Fig.17, at least one first light emitting element LD1 may be electrically connected to the first contact electrode CNE1 or the second contact electrode CNE2 via the first conductive pattern CP1 disposed on the first end EP1 or the second conductive pattern CP2 disposed on the second end EP2, and electrically connected to the first electrode ELT1 or the second electrode ELT2 through the first contact electrode CNE1 or the second contact electrode CNE2. At least another first light emitting element LD1 may be electrically connected to the first contact electrode CNE1 and the second contact electrode CNE2 via the first conductive pattern CP1 disposed on the first end EP1 and the second conductive pattern CP2 disposed on the second end EP2, and electrically connected to the first electrode ELT1 and the second electrode ELT2 through the first contact electrode CNE1 and the second contact electrode CNE2. In an embodiment, the first conductive pattern CP1 and the second conductive pattern CP2 may include the same conductive material, or each may include at least one conductive material different from the conductive material of the other conductive pattern. In the case where the first conductive pattern CP1 and the second conductive pattern CP2 are formed of the same material, the first conductive pattern CP1 and the second conductive pattern CP2 may be simultaneously formed by the same process, but the present disclosure is not limited thereto.
[0190] In addition, at least one second light emitting element LD2 may be electrically connected to the first contact electrode CNE1 or the second contact electrode CNE2 via the first protrusion PP1 of the first contact electrode CNE1 disposed on the first end EP1 or the second protrusion PP2 of the second contact electrode CNE2 disposed on the second end EP2, and may be electrically connected to the first electrode ELT1 or the second electrode ELT2 through the first contact electrode CNE1 or the second contact electrode CNE2. At least another second light emitting element LD2 may be electrically connected to the first contact electrode CNE1 and the second contact electrode CNE2 through the first protrusion PP1 of the first contact electrode CNE1 and the second protrusion PP2 of the second contact electrode CNE2 disposed on the first end EP1 and the second end EP2, respectively, and may be electrically connected to the first electrode ELT1 and the second electrode ELT2 through the first contact electrode CNE1 and the second contact electrode CNE2.
[0191] Reference Fig.18 The light emitting element LD may be disposed to overlap at least one of the first electrode ELT1 and the second electrode ELT2. For example, the second end EP2 of the light emitting element LD may be formed to overlap the second electrode ELT2 and the second contact electrode CNE2.
[0192] Reference Fig.19, the pixel PXL may further include at least one first partition wall PW1 (or referred to as "first wall", "first bank" or "first pattern") overlapping each first electrode ELT1 and a second partition wall PW2 (or referred to as "second wall", "second bank" or "second pattern") overlapping each second electrode ELT2. In an embodiment, the first partition wall PW1 and the second partition wall PW2 may be disposed under the first electrode ELT1 and the second electrode ELT2, respectively. For example, in each emission area EMA, the first partition wall PW1 and the second partition wall PW2 may be disposed under the first electrode ELT1 and the second electrode ELT2, respectively. In addition, the first contact electrode CNE1 and the second contact electrode CNE2 may be disposed above the first electrode ELT1 and the second electrode ELT2, respectively.
[0193] In an embodiment, the first partition wall PW1 may have a width smaller than that of each first electrode ELT1 and may be disposed under the first electrode ELT1. For example, in a plan view, the first partition wall PW1 may have a shape corresponding to the first electrode ELT1 and may be disposed inside the first electrode ELT1.
[0194] If the first partition wall PW1 is disposed below the first electrode ELT1, the first electrode ELT1 may protrude upward in the region where the first partition wall PW1 is disposed. Therefore, light emitted from the first end EP1 of the light emitting element LD facing the first electrode ELT1 may be controlled to travel more efficiently in the front direction of the display device.
[0195] In an embodiment, the second partition wall PW2 may have a width smaller than that of each second electrode ELT2 and may be disposed under the second electrode ELT2. For example, in a plan view, the second partition wall PW2 may have a shape corresponding to the second electrode ELT2 and may be disposed inside the second electrode ELT2.
[0196] If the second partition wall PW2 is disposed below the second electrode ELT2, the second electrode ELT2 may protrude upward in the region where the second partition wall PW2 is disposed. Therefore, light emitted from the second end EP2 of the light emitting element LD facing the second electrode ELT2 may be controlled to travel more efficiently in the front direction of the display device.
[0197] Reference Fig. 20, at least one pixel PXL provided in the display area DA may include first conductive patterns CP1 provided at positions spaced apart from each other on respective first ends EP1 of a plurality of first light emitting elements LD1 and / or second conductive patterns CP2 provided at positions spaced apart from each other on respective second ends EP2 of the first light emitting elements LD1. At least one of the first conductive patterns CP1 and / or the second conductive patterns CP2 may be disconnected between the first end EP1 or the second end EP2 of the corresponding first light emitting element LD1 and the first contact electrode CNE1 corresponding to the first end EP1 or the second contact electrode CNE2 corresponding to the second end EP2. Hereinafter, each disconnected conductive pattern will be referred to as a "disconnection pattern CPr".
[0198] For example, if a short circuit defect occurs on at least one first light emitting element LD1, the first conductive pattern CP1 and / or the second conductive pattern CP2 may be disconnected by applying heat to the first conductive pattern CP1 and / or the second conductive pattern CP2 connected to the short-circuited first light emitting element LD1. Therefore, the defect repair pixel PXL may include at least one disconnection pattern CPr disconnected between at least one first light emitting element LD1 and the first contact electrode CNE1 or the second contact electrode CNE2.
[0199] As described in the foregoing embodiments, the pixel PXL may have various structures. For example, at least one pixel PXL disposed in the display area DA may have Figures 7 to 20 A structure to which only any one of the embodiments is applied, or a structure to which at least two of the aforementioned embodiments are applied in combination.
[0200] For example, the pixel PXL according to the embodiment of the present disclosure and the display device including the pixel PXL may include at least one first conductive pattern CP1 and / or at least one second conductive pattern CP2, and the at least one first conductive pattern CP1 and / or at least one second conductive pattern CP2 are disposed between the first contact electrode CNE1 or the second contact electrode CNE2 and at least one light emitting element LD disposed in the emission area EMA, and are configured to electrically connect one end of the light emitting element LD to the first contact electrode CNE1 or the second contact electrode CNE2. For example, each pixel PXL may include a plurality of first conductive patterns CP1 and / or a plurality of second conductive patterns CP2 disposed on corresponding ends of a plurality of light emitting elements LD. According to the pixel PXL and the display device including the pixel PXL, pixel defects caused by short circuit defects of the light emitting element LD and the like may be more effectively repaired.
[0201] Figures 21a to 21d are plan views respectively showing examples of conductive patterns CP according to embodiments of the present disclosure. Figures 21a to 21dEach of the conductive patterns CP shown in FIG. 1 may be based on Figures 7 to 20 In addition, the first conductive pattern CP1 and the second conductive pattern CP2 may have structures substantially the same as or similar to each other, but the present disclosure is not limited thereto.
[0202] Reference Fig.21a , each conductive pattern CP may have a rectangular shape in a plan view, and may have other polygonal shapes. In an embodiment, each conductive pattern CP may have a circular shape or an elliptical shape or a combination of a circular shape and a polygonal shape. In other words, the shape of the conductive pattern CP may be changed in various ways.
[0203] Reference Figure 21b , each conductive pattern CP may have a grid shape. For example, each conductive pattern CP may include a plurality of openings. In an embodiment, each opening may have a rectangular shape, but the present disclosure is not limited thereto. That is, the grid shape may be changed to various other shapes.
[0204] Reference Fig.21c , each conductive pattern CP may include a plurality of regions having different widths. For example, each conductive pattern CP may include a first region AR1 having a first width W1, and a second region AR2 and a third region AR3 respectively disposed on opposite sides of the first region AR1, and each of the second region AR2 and the third region AR3 has a second width W2 greater than the first width W1. In an embodiment, the second region AR2 and the third region AR3 may have the same width, but the present disclosure is not limited thereto.
[0205] In the embodiment, in the second area AR2 and the third area AR3, each conductive pattern CP may overlap with one end of the light emitting element LD and any one of the contact electrodes corresponding to the one end of the light emitting element LD. When a short circuit defect occurs on the first light emitting element LD1 connected to the conductive pattern CP, the conductive pattern CP may be disconnected from the first area AR1. In other words, the first area AR1 may be an area provided between each first light emitting element LD1 and any one of the contact electrodes, and the width of the first area AR1 may be relatively small. Therefore, even when a short circuit defect or the like occurs on at least one first light emitting element LD1, the resulting pixel defect may be easily repaired.
[0206] Reference Fig.21d Each conductive pattern CP may have a shape in which the width gradually changes in at least one region. For example, each conductive pattern CP may have a shape in which the width of the first region AR1 gradually decreases toward the center in the first region AR1.
[0207] Fig.22a and Figure 22b is a cross-sectional view showing a pixel PXL according to an embodiment of the present disclosure, for example, showing Fig.19 The cross section of the pixel PXL corresponding to the line II' and the line II-II' is shown in FIG. Figure 22a to Figure 22b In the description of the embodiments, the same reference numerals will be used to designate components similar or equivalent to those of the previous embodiments, and their detailed description will be omitted.
[0208] Reference Fig.22a and Figure 22b as well as Figures 5 to 20 According to an embodiment of the present disclosure, the pixel PXL may include a display element layer DPL disposed on one surface of the base layer BSL and including a plurality of light emitting elements LD. In addition, the pixel PXL may also selectively include a pixel circuit layer PCL. For example, the pixel PXL may also include a pixel circuit layer PCL disposed between the base layer BSL and the display element layer DPL and including at least one circuit element electrically connected to the light emitting element LD.
[0209] In an embodiment, the pixel circuit layer PCL may include at least one circuit element forming the pixel circuit PXC. For example, the pixel circuit layer PCL may include a plurality of transistors T and a storage capacitor Cst forming the pixel circuit PXC, and also include at least one power line and / or signal line connected to the pixel circuit PXC and / or the light source unit LSU. Here, in the case where the pixel circuit PXC is omitted and the light source unit LSU is directly connected to the first power line PL1 and the second power line PL2 (or a predetermined signal line), the pixel circuit layer PCL may be omitted. For illustration purposes, Fig.22a and Figure 22b Only any one transistor T among the circuit elements and lines provided in the pixel circuit layer PCL is representatively shown.
[0210] In addition, the pixel circuit layer PCL may include a plurality of insulating layers disposed between corresponding electrodes and / or lines. In an embodiment, the pixel circuit layer PCL may include a buffer layer BFL, a gate insulating layer GI, an interlayer insulating layer ILD, and a passivation layer PSV stacked continuously on one surface of the base layer BSL. The pixel circuit layer PCL may also selectively include at least one light shielding pattern (not shown) disposed under at least some of the transistors.
[0211] The buffer layer BFL can prevent impurities from diffusing into each circuit element. The buffer layer BFL can be formed of a single layer, or can be formed of a multilayer having two or more layers. In the case where the buffer layer BFL has a multilayer structure, each layer can be formed of the same material or different materials. In an embodiment, the buffer layer BFL can be omitted.
[0212] In an embodiment, each transistor T may include a semiconductor layer SCL, a gate electrode GE, and a first transistor electrode ET1 and a second transistor electrode ET2. Fig.22a and Figure 22b An embodiment in which each transistor T includes a first transistor electrode ET1 and a second transistor electrode ET2 formed to be separated from the semiconductor layer SCL is shown, but the present disclosure is not limited thereto. For example, in an embodiment, the first transistor electrode ET1 and / or the second transistor electrode ET2 provided in at least one transistor T provided in each pixel region may be formed integrally with the corresponding semiconductor layer SCL.
[0213] The semiconductor layer SCL may be disposed on the buffer layer BFL. For example, the semiconductor layer SCL may be disposed between the gate insulating layer GI and the base layer BSL on which the buffer layer BFL is formed. The semiconductor layer SCL may include a first region in contact with each first transistor electrode ET1, a second region in contact with each second transistor electrode ET2, and a channel region disposed between the first region and the second region. In an embodiment, one of the first region and the second region may be a source region, and the other may be a drain region.
[0214] In an embodiment, the semiconductor layer SCL may be a semiconductor pattern formed of polysilicon, amorphous silicon, an oxide semiconductor, etc. The channel region of the semiconductor layer SCL may be an intrinsic semiconductor as an undoped semiconductor pattern. Each of the first and second regions of the semiconductor layer SCL may be a semiconductor pattern doped with predetermined impurities.
[0215] The gate electrode GE may be disposed on the semiconductor layer SCL with the gate insulating layer GI interposed therebetween. For example, the gate electrode GE may be disposed between the gate insulating layer GI and the interlayer insulating layer ILD and overlap at least one region of the semiconductor layer SCL.
[0216] The first transistor electrode ET1 and the second transistor electrode ET2 may be disposed above the corresponding semiconductor layer SCL and the corresponding gate electrode GE, and at least one interlayer insulating layer ILD is disposed between the first transistor electrode ET1 and the second transistor electrode ET2 and the semiconductor layer SCL and the corresponding gate electrode GE. For example, the first transistor electrode ET1 and the second transistor electrode ET2 may be disposed between the interlayer insulating layer ILD and the passivation layer PSV. The first transistor electrode ET1 and the second transistor electrode ET2 may be electrically connected to the corresponding semiconductor layer SCL. For example, the first transistor electrode ET1 and the second transistor electrode ET2 may be connected to the first region and the second region of the corresponding semiconductor layer SCL through corresponding contact holes passing through the gate insulating layer GI and the interlayer insulating layer ILD.
[0217] At least one transistor T provided in the pixel circuit PXC can be connected to any pixel electrode. Figure 6a and Figure 6b Any one of the first transistor electrode ET1 and the second transistor electrode ET2 of the first transistor T1 shown in FIG. 1 may be formed by passing through a contact hole (eg, Figures 7 to 20 The first contact hole CH1) is electrically connected to the first electrode ELT1 and / or the first connection electrode CNL1 of the light source unit LSU disposed over the passivation layer PSV.
[0218] In an embodiment, at least one signal line and / or power line connected to each pixel PXL may be provided on the same layer as a layer forming one electrode of each circuit element of the pixel circuit PXC. For example, a second power line PL2 for supplying a voltage of a second power source VSS may be provided on the same layer as a layer of a gate electrode GE of a transistor T, and may be connected to the gate electrode GE through at least one bridge pattern (not shown) and / or a contact hole (e.g., Figures 7 to 20 The second contact hole CH2 is electrically connected to the second electrode ELT2 and / or the second connection electrode CNL2 of the light source unit LSU disposed over the passivation layer PSV. However, the structure and / or position of the second power line PL2, etc. may be changed in various ways.
[0219] In an embodiment, the display element layer DPL may include a light source unit LSU for each pixel PXL. For example, the display element layer DPL may include at least one pair of first electrodes ELT1 and second electrodes ELT2, and a plurality of light emitting elements LD electrically connected between the first electrodes ELT1 and the second electrodes ELT2. In addition, the display element layer DPL may further include, for example, at least one conductive layer and / or insulating layer.
[0220] In an embodiment, the display element layer DPL may include first partition walls PW1 and second partition walls PW2, first electrodes ELT1 and second electrodes ELT2, a first insulating layer INS1, a light emitting element LD, a second insulating layer INS2, a first conductive pattern CP1 and / or a second conductive pattern CP2, a first contact electrode CNE1 and a second contact electrode CNE2, and a third insulating layer INS3, which are continuously disposed and / or formed on the base layer BSL and / or the pixel circuit layer PCL. The position of the first conductive pattern CP1 and / or the second conductive pattern CP2 may be changed in various ways according to the embodiment. For example, in an embodiment, the first conductive pattern CP1 and / or the second conductive pattern CP2 may be disposed below the first contact electrode CNE1 or the second contact electrode CNE2, respectively. In an embodiment, the first conductive pattern CP1 and / or the second conductive pattern CP2 may be disposed above the first contact electrode CNE1 or the second contact electrode CNE2, respectively.
[0221] The first partition wall PW1 and the second partition wall PW2 may be disposed at positions spaced apart from each other in each emission area EMA. The first partition wall PW1 and the second partition wall PW2 may protrude from the base layer BSL and / or the pixel circuit layer PCL in a height direction. In an embodiment, the first partition wall PW1 and the second partition wall PW2 may have substantially the same height, but the present disclosure is not limited thereto.
[0222] In an embodiment, the first partition wall PW1 may be disposed between the base layer BSL and / or the pixel circuit layer PCL and the first electrode ELT1. The first partition wall PW1 may be disposed adjacent to the first end EP1 of the light emitting element LD. For example, one side surface of the first partition wall PW1 may be positioned adjacent to the first end EP1 of the light emitting element LD and disposed to face the first end EP1.
[0223] In an embodiment, the second partition wall PW2 may be disposed between the base layer BSL and / or the pixel circuit layer PCL and the second electrode ELT2. The second partition wall PW2 may be disposed adjacent to the second end EP2 of the light emitting element LD. For example, one side surface of the second partition wall PW2 may be positioned adjacent to the second end EP2 of the light emitting element LD and disposed to face the second end EP2.
[0224] In an embodiment, each of the first partition wall PW1 and the second partition wall PW2 may have various shapes. As an example, each of the first partition wall PW1 and the second partition wall PW2 may have a trapezoidal cross-section whose width decreases from the bottom to the top thereof. In this case, each of the first partition wall PW1 and the second partition wall PW2 may have an inclined surface on at least one side. In an embodiment, each of the first partition wall PW1 and the second partition wall PW2 may have a semicircular or semi-elliptical cross-section whose width decreases from the bottom to the top thereof. In this case, each of the first partition wall PW1 and the second partition wall PW2 may have a curved surface on at least one side. In other words, the shape of each of the first partition wall PW1 and the second partition wall PW2 may be changed in various ways without specific limitation. In an embodiment, at least one of the first partition wall PW1 and the second partition wall PW2 may be omitted or the position may be changed.
[0225] Each of the first partition wall PW1 and the second partition wall PW2 may include an insulating material including at least one inorganic material and / or an organic material. For example, the first partition wall PW1 and the second partition wall PW2 may include an insulating material including various known inorganic insulating materials such as silicon nitride (SiN x ) or silicon oxide (SiO x)) of at least one inorganic layer. Optionally, the first partition wall PW1 and the second partition wall PW2 may include at least one organic layer and / or a photoresist layer containing various known organic insulating materials, or may be formed as a single-layer or multi-layer insulator containing a combined organic / inorganic material. In an embodiment of the present disclosure, the constituent materials of the first partition wall PW1 and the second partition wall PW2 may be changed in various ways.
[0226] In an embodiment, each of the first partition wall PW1 and the second partition wall PW2 may be used as a reflective member. For example, the first partition wall PW1 and the second partition wall PW2 and the first electrode ELT1 and the second electrode ELT2 disposed on the first partition wall PW1 and the second partition wall PW2 may be used as a reflective member that guides light emitted from each light emitting element LD in a desired direction, thereby improving the light efficiency of the pixel PXL.
[0227] The first electrode ELT1 and the second electrode ELT2 may be disposed over the first partition wall PW1 and the second partition wall PW2, respectively. The first electrode ELT1 and the second electrode ELT2 may be disposed at positions spaced apart from each other in each emission area EMA.
[0228] In an embodiment, the first electrode ELT1 and the second electrode ELT2 respectively disposed above the first partition wall PW1 and the second partition wall PW2 may have shapes corresponding to the corresponding shapes of the first partition wall PW1 and the second partition wall PW2. For example, the first electrode ELT1 and the second electrode ELT2 may respectively have inclined surfaces or curved surfaces corresponding to the first partition wall PW1 and the second partition wall PW2, and protrude in the height direction of the base layer BSL.
[0229] Each of the first electrode ELT1 and the second electrode ELT2 may include at least one conductive material. For example, each of the first electrode ELT1 and the second electrode ELT2 may include at least one metal among various metal materials (including silver (Ag), magnesium (Mg), aluminum (Al), platinum (Pt), palladium (Pd), gold (Au), nickel (Ni), neodymium (Nd), iridium (Ir), chromium (Cr), titanium (Ti), molybdenum (Mo), copper (Cu), etc. or alloys thereof), conductive oxides (such as indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO), antimony zinc oxide (AZO), indium tin zinc oxide (ITZO), zinc oxide (ZnO), tin oxide (SnO), etc.), and the like. 2)) and at least one material among a conductive polymer (such as PEDOT), but the present disclosure is not limited thereto. For example, each of the first electrode ELT1 and the second electrode ELT2 may include other conductive materials such as carbon nanotubes and graphene. In other words, each of the first electrode ELT1 and the second electrode ELT2 may include at least one of various conductive materials to have conductivity, and the constituent materials of the first electrode ELT1 and the second electrode ELT2 are not specifically limited. In addition, each of the first electrode ELT1 and the second electrode ELT2 may have the same conductive material or at least one different conductive material.
[0230] Each of the first electrode ELT1 and the second electrode ELT2 may have a single-layer or multi-layer structure. For example, each of the first electrode ELT1 and the second electrode ELT2 may include at least one reflective electrode layer. Each of the first electrode ELT1 and the second electrode ELT2 may also selectively include at least one of at least one transparent electrode layer disposed above and / or below the reflective electrode layer and at least one conductive cover layer covering the upper portion of the reflective electrode layer and / or the transparent electrode layer.
[0231] In an embodiment, the reflective electrode layer of each of the first electrode ELT1 and the second electrode ELT2 may be formed of a conductive material having a uniform reflectivity. For example, the reflective electrode layer may include at least one of various metal materials (including silver (Ag), magnesium (Mg), aluminum (Al), platinum (Pt), palladium (Pd), gold (Au), nickel (Ni), neodymium (Nd), iridium (Ir), chromium (Cr), titanium (Ti), molybdenum (Mo), copper (Cu), etc. or their alloys), but the present disclosure is not limited thereto. In other words, the reflective electrode layer may be formed of various reflective conductive materials. Each of the first electrode ELT1 and the second electrode ELT2 including the reflective electrode layer may enable light emitted from the opposite ends (i.e., the first end EP1 and the second end EP2) of each of the light emitting elements LD to travel in the direction along which the image is displayed (e.g., in the front direction). Specifically, if the first electrode ELT1 and the second electrode ELT2 have inclined or curved surfaces corresponding to the shapes of the first partition wall PW1 and the second partition wall PW2, respectively, and are disposed to face the first end EP1 and the second end EP2 of the light emitting element LD, respectively, light emitted from the first end EP1 and the second end EP2 of each light emitting element LD can be reflected by the first electrode ELT1 and the second electrode ELT2, and thus more reliably travel in the front direction of the display panel PNL (for example, travel in the upward direction of the display panel PNL). Thus, the efficiency of light emitted from the light emitting element LD can be improved.
[0232] In addition, the transparent electrode layer of each of the first electrode ELT1 and the second electrode ELT2 may be formed of various transparent electrode materials. For example, the transparent electrode layer may include ITO, IZO or ITZO, but the present disclosure is not limited thereto. In an embodiment, each of the first electrode ELT1 and the second electrode ELT2 may have a three-layer structure having a stacked structure of ITO / Ag / ITO. In this way, if the first electrode ELT1 and the second electrode ELT2 are both formed of a multilayer structure of two or more layers, the voltage drop caused by the signal delay (RC delay) may be minimized. Therefore, the desired voltage may be effectively transmitted to the light emitting element LD.
[0233] In addition, if each of the first electrode ELT1 and the second electrode ELT2 includes a conductive cover layer covering the reflective electrode layer and / or the transparent electrode layer, it is possible to prevent the reflective electrode layer of the first electrode ELT1 and the second electrode ELT2 from being damaged due to defects caused in the manufacturing process of the pixel PXL. However, the conductive cover layer may be selectively included in the first electrode ELT1 and the second electrode ELT2, and may be omitted according to the embodiment. In addition, the conductive cover layer may be considered as a component of each of the first electrode ELT1 and the second electrode ELT2, or as a separate component disposed on the first electrode ELT1 and the second electrode ELT2.
[0234] The first insulating layer INS1 may be disposed on one region of each of the first electrode ELT1 and the second electrode ELT2. For example, the first insulating layer INS1 may be formed to cover one region of each of the first electrode ELT1 and the second electrode ELT2, and may include an opening exposing another region of each of the first electrode ELT1 and the second electrode ELT2 (for example, each of the first contact CNT1 and the second contact CNT2).
[0235] In an embodiment, the first insulating layer INS1 may be first formed to cover the entire surface of the first electrode ELT1 and the second electrode ELT2. After the light emitting element LD is supplied and aligned on the first insulating layer INS1, the first insulating layer INS1 may be partially opened to expose the first electrode ELT1 and the second electrode ELT2 in the first contact CNT1 and the second contact CNT2, respectively. In an embodiment, the first insulating layer INS1 may be patterned in the form of a separate pattern partially disposed under the light emitting element LD after the supply and alignment of the light emitting element LD have been completed.
[0236] In other words, the first insulating layer INS1 may be interposed between the first electrode ELT1 and the second electrode ELT2 and the light emitting element LD, and may expose at least one region of each of the first electrode ELT1 and the second electrode ELT2. After forming the first electrode ELT1 and the second electrode ELT2, the first insulating layer INS1 may be formed to cover the first electrode ELT1 and the second electrode ELT2, thereby preventing the first electrode ELT1 and the second electrode ELT2 from being damaged or preventing metal from being precipitated in a subsequent process. In addition, the first insulating layer INS1 may stably support each light emitting element LD.
[0237] A plurality of light emitting elements LD may be supplied to each emission region EMA in which the first insulating layer INS1 is formed and aligned in each emission region EMA. For example, a plurality of light emitting elements LD may be supplied to each emission region EMA by an inkjet method or the like, and the light emitting elements LD may be aligned between the first electrode ELT1 and the second electrode ELT2 by a predetermined alignment voltage (or alignment signal) applied to the first electrode ELT1 and the second electrode ELT2.
[0238] The second insulating layer INS2 may be disposed over the light emitting element LD aligned between the first electrode ELT1 and the second electrode ELT2, and may expose the first end EP1 and the second end EP2 of the light emitting element LD. For example, the second insulating layer INS2 may be disposed only partially over one region of the light emitting element LD without covering the first end EP1 and the second end EP2 of the light emitting element LD. The second insulating layer INS2 may be formed in an independent pattern in each emission area EMA, however, the present disclosure is not limited thereto.
[0239] After the alignment of the light emitting element LD has been completed, the second insulating layer INS2 is formed on the light emitting element LD, so that the light emitting element LD can be prevented from being removed from the aligned position. If there is a space between the first insulating layer INS1 and the light emitting element LD before the second insulating layer INS2 is formed, the space can be filled with the second insulating layer INS2 during the process of forming the second insulating layer INS2. Therefore, the light emitting element LD can be supported more stably.
[0240] In an embodiment, the first conductive pattern CP1 and / or the second conductive pattern CP2 may be formed on at least one of the light emitting elements LD (e.g., at least one end of the plurality of first light emitting elements LD1). The first conductive pattern CP1 and / or the second conductive pattern CP2 may electrically connect the first end EP1 and / or the second end EP2 of each first light emitting element LD1 to the first contact electrode CNE1 and / or the second contact electrode CNE2.
[0241] In an embodiment, the first contact electrode CNE1 and the second contact electrode CNE2 may be disposed on the same layer. In this case, although the first contact electrode CNE1 and the second contact electrode CNE2 are formed by the same process using the same conductive material, the present disclosure is not limited thereto.
[0242] In an embodiment, the first contact electrode CNE1 and the second contact electrode CNE2 may be disposed on different layers. In this case, the first contact electrode CNE1 and the second contact electrode CNE2 may be formed by different processes using the same conductive material or different conductive materials. In the case where the first contact electrode CNE1 and the second contact electrode CNE2 are disposed on different layers, at least one insulating layer may be further formed on the contact electrodes disposed on the lower layer.
[0243] The first contact electrode CNE1 and the second contact electrode CNE2 may electrically connect the first end EP1 and the second end EP2 of the light emitting element LD to the first electrode ELT1 and the second electrode ELT2, respectively. In an embodiment, the first contact electrode CNE1 and the second contact electrode CNE2 may contact the first electrode ELT1 and the second electrode ELT2 through the first contact CNT1 and the second contact CNT2, respectively, and may be electrically connected to the first electrode ELT1 and the second electrode ELT2.
[0244] For example, the first contact electrode CNE1 may contact the first electrode ELT1 over a region (e.g., the first contact CNT1) of the first electrode ELT1 that is not covered by the first insulating layer INS1, so that the first contact electrode CNE1 may be electrically connected to the first electrode ELT1. Similarly, the second contact electrode CNE2 may contact the second electrode ELT2 over a region (e.g., the second contact CNT2) of the second electrode ELT2 that is not covered by the first insulating layer INS1, so that the second contact electrode CNE2 may be electrically connected to the second electrode ELT2. However, the present disclosure is not limited thereto, and the connection structure between the first contact electrode CNE1 and the second contact electrode CNE2 and the first electrode ELT1 and the second electrode ELT2 may be changed in various ways.
[0245] In an embodiment, any one of the first contact electrode CNE1 and the second contact electrode CNE2 may be connected to the first end EP1 or the second end EP2 of the first light emitting element LD1 via the corresponding conductive pattern CP. The other contact electrode may be directly connected to the first end EP1 or the second end EP2 of the first light emitting element LD1. In an embodiment, both the first contact electrode CNE1 and the second contact electrode CNE2 may be connected to the first end EP1 and the second end EP2 of the first light emitting element LD1 via the first conductive pattern CP1 and the second conductive pattern CP2, respectively.
[0246] The third insulating layer INS3 may be disposed on the first contact electrode CNE1 and the second contact electrode CNE2. The third insulating layer INS3 may be formed and / or disposed on one surface of the base layer BSL on which the first partition wall PW1 and the second partition wall PW2, the first electrode ELT1 and the second electrode ELT2, the light emitting element LD, and the first contact electrode CNE1 and the second contact electrode CNE2 are formed, so that the third insulating layer INS3 may cover the first partition wall PW1 and the second partition wall PW2, the first electrode ELT1 and the second electrode ELT2, the light emitting element LD, and the first contact electrode CNE1 and the second contact electrode CNE2. The third insulating layer INS3 may include at least one inorganic layer and / or an organic layer.
[0247] In an embodiment, the third insulating layer INS3 may include a thin film encapsulation layer having a multi-layer structure, but the present disclosure is not limited thereto. In some embodiments, at least one coating layer, an encapsulation substrate, etc. may be further disposed over the third insulating layer INS3.
[0248] In an embodiment, each of the first to third insulating layers INS1, INS2, and INS3 may have a single-layer or multi-layer structure and include at least one inorganic insulating material and / or organic insulating material. For example, each of the first to third insulating layers INS1, INS2, and INS3 may include various kinds of well-known organic / inorganic insulating materials (including silicon nitride (SiN x )), and the constituent material of each of the first to third insulating layers INS1, INS2, and INS3 is not specifically limited. The first to third insulating layers INS1, INS2, and INS3 may include different insulating materials, or at least some of the first to third insulating layers INS1, INS2, and INS3 may include the same insulating material.
[0249] Figure 23 to Figure 25 Each is a cross-sectional view showing a pixel PXL according to an embodiment of the present disclosure, for example, showing Fig.19 The line II' corresponds to different embodiments of the cross section of the pixel PXL. Figure 23 to Figure 25 In the description of the embodiments, the same reference numerals will be used to designate components similar or equivalent to those of the previous embodiments, and their detailed description will be omitted.
[0250] Reference Fig.23 , can be omitted in Fig.22a and Figure 22b In this case, each light emitting element LD may be disposed on the passivation layer PSV between the first electrode ELT1 and the second electrode ELT2.
[0251] Reference Fig.24 , can be omitted in Fig.22a and Figure 22b In the embodiment, in the case where there is a space between the first insulating layer INS1 and the light emitting element LD, during the process of forming the third insulating layer INS3, the space may be filled with the third insulating layer INS3.
[0252] Reference Fig.25 Each first conductive pattern CP1 may be disposed above the first contact electrode CNE1 corresponding thereto. In an embodiment, when each pixel PXL further includes the second conductive pattern CP2, the second conductive pattern CP2 may be disposed on the second contact electrode CNE2 corresponding thereto.
[0253] Fig.26 is a cross-sectional view showing a pixel PXL according to an embodiment of the present disclosure, for example, showing an embodiment of a cross section of the pixel PXL including a light emitting element LD having a core-shell structure. Fig. 27 yes Fig.26 A magnified view of area EA1. Fig.26 and Fig. 27 In the description of the embodiments, the same reference numerals will be used to designate components similar or equivalent to those of the previous embodiments, and their detailed description will be omitted.
[0254] Reference Fig.26 and Fig. 27 , each light emitting element LD may be horizontally disposed between the first electrode ELT1 and the second electrode ELT2 in the longitudinal direction, and may be electrically connected to the first electrode ELT1 and the second electrode ELT2. In an embodiment, the insulating film INF disposed on the surface of each light emitting element LD may be partially removed to expose one region of each of the first conductive type semiconductor layer 11 and the electrode layer 14. For example, one region 14a of the electrode layer 14 may be exposed by partially removing the insulating film INF on the first end EP1 of the first light emitting element LD1, so that the electrode layer 14 may be electrically connected to the first conductive pattern CP1 through the one region 14a. One region 11a of the first conductive type semiconductor layer 11 may be exposed by partially removing the insulating film INF on the second end EP2 of the first light emitting element LD1, so that the first conductive type semiconductor layer 11 may be electrically connected to the second contact electrode CNE2 through the one region 11a.
[0255] Fig.281 is a cross-sectional view showing a display device according to an embodiment of the present disclosure, for example, showing an embodiment of a cross section of a pixel unit PXU disposed in each unit area UA of a display panel PNL. Since the structure of each pixel PXL for forming the pixel unit PXU has been described in detail in the foregoing embodiments, Fig.28 The structure of each pixel PXL centered around each first light emitting element LD1 is only schematically shown. Fig.28 In the description of the embodiments, the same reference numerals will be used to designate components similar or equivalent to those of the previous embodiments, and their detailed description will be omitted.
[0256] Reference Fig.28 , a bank BNK may be further provided over the base layer BSL and / or the pixel circuit layer PCL. In an embodiment, the bank BNK may be provided in the boundary regions of the first color pixel region PXA1, the second color pixel PXA2, and the third color pixel region PXA3 in which the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3 are respectively provided, so that the emission area EMA of each pixel PXL is surrounded by the bank BNK. The bank BNK may also be provided on the edge of the display area DA to surround the display area DA in which the pixel PXL is provided.
[0257] The bank BNK may be a structure that defines the emission area EMA of each pixel PXL, for example, may be a pixel defining layer. The bank BNK may include at least one light shielding and / or reflective material to prevent light leakage between adjacent pixels PXL. In an embodiment, a reflective layer (not shown) may be formed on a surface (e.g., a sidewall) of the bank BNK to improve the light efficiency of the pixel PXL.
[0258] In an embodiment, an encapsulation substrate ENC (also referred to as a "color filter substrate") may be disposed on a surface of a base layer BSL on which pixels PXL are disposed. At least one light conversion layer may be disposed on a surface of the encapsulation substrate ENC facing the light emitting element LD. For example, a first light conversion layer LCP1 may be disposed above a first color pixel PXL1, a second light conversion layer LCP2 may be disposed above a second color pixel PXL2, and a third light conversion layer LCP3 may be disposed above a third color pixel PXL3. Hereinafter, the term "light conversion layer LCP" or "multiple light conversion layers LCP" will be used to specify any one of the first light conversion layer LCP1, the second light conversion layer LCP2, and the third light conversion layer LCP3, or to specify two or more light conversion layers in a comprehensive manner.
[0259] At least some of the first light conversion layer LCP1, the second light conversion layer LCP2, and the third light conversion layer LCP3 may include a color conversion layer and / or a color filter layer corresponding to a predetermined color. For example, the first light conversion layer LCP1 may include a first color conversion layer CCL1 and a first color filter layer CF1, the first color conversion layer CCL1 includes first color conversion particles corresponding to a first color, and the first color filter layer CF1 is configured to allow light of the first color to selectively pass through. Similarly, the second light conversion layer LCP2 may include a second color conversion layer CCL2 and a second color filter layer CF2, the second color conversion layer CCL2 includes second color conversion particles corresponding to a second color, and the second color filter layer CF2 is configured to allow light of the second color to selectively pass through. The third light conversion layer LCP3 may include at least one of a light scattering layer LSL and a third color filter layer CF3, the light scattering layer LSL includes light scattering particles SCT, and the third color filter layer CF3 is configured to allow light of a third color to selectively pass through. Hereinafter, the term "color conversion layer CCL" or "color conversion layers CCL" will be used to specify any color conversion layer of the first color conversion layer CCL1 and the second color conversion layer CCL2, or to specify two or more color conversion layers in combination. Similarly, the term "color filter layer CF" or "color filter layers CF" will be used to specify any color filter layer of the first color filter layer CF1, the second color filter layer CF2, and the third color filter layer CF3, or to specify two or more color filter layers in combination.
[0260] In an embodiment, the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3 may include a light emitting element LD configured to emit light of the same color. For example, the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3 may include a blue light emitting element configured to emit light of a third color (e.g., blue light having a wavelength band ranging from about 400 nm to about 500 nm). A color conversion layer CCL including at least one color conversion particle may be disposed on at least some of the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3. Therefore, the display device according to an embodiment of the present disclosure can display a full-color image.
[0261] The first color conversion layer CCL1 may be disposed on one surface of the encapsulation substrate ENC to face the first color pixel PXL1, and include first color conversion particles configured to convert light of a color (e.g., light of a third color) emitted from the light emitting element LD of the first color pixel PXL1 into light of the first color. For example, in the case where the light emitting element LD of the first color pixel PXL1 is a blue light emitting element configured to emit blue light and the first color pixel PXL1 is a red pixel, the first color conversion layer CCL1 may include red quantum dots QDr that convert blue light emitted from the blue light emitting element into red light.
[0262] In an embodiment, the first color conversion layer CCL1 may include a plurality of red quantum dots QDr distributed in a predetermined matrix material such as a transparent resin. The red quantum dots QDr may absorb blue light and shift the wavelength of the light according to energy transition, thereby emitting red light having a wavelength band ranging from 620 nm to 780 nm. In the case where the first color pixel PXL1 is one of the pixels having other colors, the first color conversion layer CCL1 may include a first quantum dot corresponding to the color of the first color pixel PXL1.
[0263] The first color filter layer CF1 may be disposed between the first color conversion layer CCL1 and the encapsulation substrate ENC and include a color filter material that allows the first color light converted by the first color conversion layer CCL1 to selectively pass therethrough. For example, in the case where the first color conversion layer CCL1 includes red quantum dots QDr, the first color filter layer CF1 may be a red color filter configured to allow red light to selectively pass therethrough.
[0264] In an embodiment, the second color conversion layer CCL2 may be disposed on one surface of the encapsulation substrate ENC to face the second color pixel PXL2, and include second color conversion particles that convert light of a color emitted from the light emitting element LD of the second color pixel PXL2 into light of a second color. For example, in the case where the light emitting element LD of the second color pixel PXL2 is a blue light emitting element configured to emit blue light and the second color pixel PXL2 is a green pixel, the second color conversion layer CCL2 may include a green quantum dot QDg that converts the blue light emitted from the light emitting element LD into green light. For example, the second color conversion layer CCL2 may include a plurality of green quantum dots QDg distributed in a predetermined matrix material such as a transparent resin. The green quantum dot QDg may absorb blue light and shift the wavelength of the light according to energy transition, thereby emitting green light having a wavelength band ranging from 500nm to 570nm. In the case where the second color pixel PXL2 is one of the pixels having other colors, the second color conversion layer CCL2 may include a second quantum dot corresponding to the color of the second color pixel PXL2.
[0265] Each of the first and second quantum dots (eg, red quantum dots QDr and green quantum dots QDg) may be selected from among group II-VI compounds, group III-V compounds, group IV-VI compounds, group IV elements, group IV compounds, and combinations thereof.
[0266] The II-VI compound may be selected from the group consisting of: a binary compound selected from the group consisting of CdSe, CdTe, ZnS, ZnSe, ZnTe, ZnO, HgS, HgSe, HgTe, MgSe, MgS and mixtures thereof; a binary compound selected from the group consisting of CdSeS, CdSeTe, CdSTe, ZnSeS, ZnSeTe, ZnSTe, HgSeS, HgSeTe, HgSTe, CdZnS, CdZnSe, CdZnTe , CdHgS, CdHgSe, CdHgTe, HgZnS, HgZnSe, HgZnTe, MgZnSe, MgZnS and mixtures thereof; and a ternary compound selected from the group consisting of HgZnTeS, CdZnSeS, CdZnSeTe, CdZnSTe, CdHgSeS, CdHgSeTe, CdHgSTe, HgZnSeS, HgZnSeTe, HgZnSTe and mixtures thereof.
[0267] The III-V compounds can be selected from the group consisting of: binary compounds selected from the group consisting of GaN, GaP, GaAs, GaSb, AlN, AlP, AlAs, AlSb, InN, InP, InAs, InSb and mixtures thereof; ternary compounds selected from the group consisting of GaNP, GaNAs, GaNSb, GaPAs, GaPSb, AlNP, AlNAs, AlNSb, AlPAs, AlPSb, InNP, InNAs, InNSb, InPAs, InPSb and mixtures thereof; and quaternary compounds selected from the group consisting of GaAlNP, GaAlNAs, GaAlNSb, GaAlPAs, GaAlPSb, GaInNP, GaInNAs, GaInNSb, GaInPAs, GaInPSb, InAlNP, InAlNAs, InAlNSb, InAlPAs, InAlPSb and mixtures thereof.
[0268] The IV-VI compound may be selected from the group consisting of: a binary compound selected from the group consisting of SnS, SnSe, SnTe, PbS, PbSe, PbTe and mixtures thereof; a ternary compound selected from the group consisting of SnSeS, SnSeTe, SnSTe, PbSeS, PbSeTe, PbSTe, SnPbS, SnPbSe, SnPbTe and mixtures thereof; and a quaternary compound selected from the group consisting of SnPbSSe, SnPbSeTe, SnPbSTe and mixtures thereof. The IV group element may be selected from the group consisting of Si, Ge and mixtures thereof. The IV group compound may be a binary compound selected from the group consisting of SiC, SiGe and mixtures thereof.
[0269] The first quantum dot and the second quantum dot may have a full width at half maximum (FWHM) of an emission wavelength spectrum of about 45 nm or less, and light emitted by the first quantum dot and the second quantum dot may be emitted in all directions. Therefore, the viewing angle of the display device may be enhanced.
[0270] Each of the first quantum dot and the second quantum dot can be in the form of a nanoparticle, a nanotube, a nanowire, a nanofiber, a planar nanoparticle having a spherical shape, a pyramidal shape, a multi-arm shape or a cubic shape, but is not limited thereto. In other words, the shapes of the first quantum dot and the second quantum dot can be changed in various ways.
[0271] In an embodiment of the present disclosure, when blue light having a relatively short wavelength in the visible light region is incident on each of the red quantum dot QDr and the green quantum dot QDg, the absorption coefficient of the red quantum dot QDr and the green quantum dot QDg can be increased. Thus, ultimately, the efficiency of light emitted from the first color pixel PXL1 and the second color pixel PXL2 can be improved, and satisfactory color reproducibility can be ensured. In addition, since the light source unit LSU of the first color pixel PXL1, the second color pixel PXL2, and the third color pixel PXL3 is formed using the light emitting element LD of the same color, the efficiency of manufacturing the display device can be improved.
[0272] The second color filter layer CF2 may be disposed between the second color conversion layer CCL2 and the encapsulation substrate ENC and include a color filter material that allows light of a second color converted by the second color conversion layer CCL2 to selectively pass through. For example, in the case where the second color conversion layer CCL2 includes green quantum dots QDg, the second color filter layer CF2 may include a green color filter configured to allow green light to selectively pass through.
[0273] In an embodiment, the light scattering layer LSL may be disposed on one surface of the encapsulation substrate ENC to face the third color pixel PXL3. For example, the light scattering layer LSL may be disposed between the third color pixel PXL3 and the third color filter layer CF3.
[0274] In an embodiment, when the light emitting element LD of the third color pixel PXL3 is a blue light emitting element configured to emit blue light and the third color pixel PXL3 is a blue pixel, a light scattering layer LSL may be selectively provided to effectively utilize the light emitted from the light emitting element LD of the third color pixel PXL3. The light scattering layer LSL may include at least one light scattering particle SCT. For example, the light scattering layer LSL may include a light scattering particle such as titanium dioxide (TiO 2 ) or light scattering particles SCT of silicon dioxide. For example, the light scattering layer LSL may include a plurality of light scattering particles SCT distributed in a predetermined matrix material such as a transparent resin. In the present disclosure, the material of the light scattering particles SCT is not specifically limited, and the light scattering layer LSL may be formed of various well-known materials. Here, the light scattering particles SCT may be disposed in an area other than the third color pixel area PXA3 of the third color pixel PXL3. For example, the light scattering particles SCT may also be selectively included in the first color conversion layer CCL1 and / or the second color conversion layer CCL2.
[0275] In an embodiment, the third color filter layer CF3 may be disposed on one surface of the encapsulation substrate ENC to face the third color pixel PXL3, and include a color filter material that allows light of a color emitted from the light emitting element LD of the third color pixel PXL3 to selectively pass therethrough. For example, in the case where the light emitting element LD is a blue light emitting element configured to emit blue light, the third color filter layer CF3 may be a blue color filter configured to allow blue light to selectively pass therethrough.
[0276] In an embodiment, the black matrix BM may be disposed between the color filter layers CF. For example, the black matrix BM may be disposed on the encapsulation substrate ENC to face the bank BNK on the base layer BSL.
[0277] In the aforementioned embodiment, each pixel PXL and a display device including the same pixel can be easily manufactured using a light emitting element of the same color. Since the color conversion layer CCL is provided on at least some of the pixels PXL, a full-color pixel unit PXU and a display device including the full-color pixel unit PXU can be manufactured.
[0278] Fig.29 and Fig.30 are flowcharts each illustrating a method for manufacturing a display device including a pixel PXL according to an embodiment of the present disclosure. Figure 29 to Figure 30A method of manufacturing a display device including a pixel PXL according to an embodiment of the present disclosure is described.
[0279] <ST100: Step of forming a first partition wall and a second partition wall>
[0280] First, a first partition wall PW1 and a second partition wall PW2 are formed on a substrate layer BSL. For example, the first partition wall PW1 and the second partition wall PW2 may be formed at positions spaced apart from each other in an emission region EMA of each pixel PXL defined on the substrate layer BSL.
[0281] The first partition wall PW1 and the second partition wall PW2 may be selectively formed. In some embodiments, the step of forming the first partition wall PW1 and / or the second partition wall PW2 may be omitted. In some embodiments, a pixel circuit layer PCL may be formed on the substrate layer BSL before forming the first partition wall PW1 and the second partition wall PW2. In this case, the first partition wall PW1 and the second partition wall PW2 may be formed on one surface of the substrate layer BSL on which the pixel circuit layer PCL is formed.
[0282] <ST200: Step of forming a first electrode and a second electrode>
[0283] Next, a first electrode ELT1 and a second electrode ELT2 are formed on the substrate layer BSL on which the first partition wall PW1 and the second partition wall PW2 are selectively formed. For example, the first electrode ELT1 and the second electrode ELT2 may be respectively formed at positions spaced apart from each other on the first partition wall PW1 and the second partition wall PW2. In an embodiment, in the step of forming the first electrode ELT1 and the second electrode ELT2, a first connection electrode CNL1 and a second connection electrode CNL2 may be respectively formed integrally connected to the first electrode ELT1 and the second electrode ELT2.
[0284] <ST300: Step of forming a first insulating layer>
[0285] Next, a first insulating layer INS1 is formed on the substrate layer BSL on which the first electrode ELT1 and the second electrode ELT2 are formed. For example, the first insulating layer INS1 may be formed on the substrate layer BSL to at least cover the first electrode ELT1 and the second electrode ELT2. The first insulating layer INS1 may be partially removed later to expose one region of the first electrode ELT1 and one region of the second electrode ELT2. The first insulating layer INS1 may be selectively formed according to an embodiment. In some embodiments, the step of forming the first insulating layer INS1 may be omitted.
[0286] <ST400: Step of supplying and aligning a light-emitting element>
[0287] Next, a plurality of light-emitting elements LD are supplied onto a substrate layer BSL on which a first insulating layer INS1 is formed. The light-emitting elements LD are aligned between the first electrode ELT1 and the second electrode ELT2. For example, a plurality of light-emitting elements LD can be supplied to the emission area EMA of each pixel PXL by an inkjet printing scheme or the like, and a predetermined alignment voltage is applied to the first electrode ELT1 and the second electrode ELT2, whereby the light-emitting elements LD can be aligned.
[0288] <ST500: Step of forming a second insulating layer>
[0289] Next, a second insulating layer INS2 is formed on the substrate layer BSL on which the light-emitting elements LD are aligned. For example, after the second insulating layer INS2 is formed on the substrate layer BSL to cover the first electrode ELT1, the second electrode ELT2, and the light-emitting elements LD, the first insulating layer INS1 and the second insulating layer INS2 can be etched to expose corresponding regions (e.g., the first contact CNT1 and the second contact CNT2) of the first electrode ELT1 and the second electrode ELT2, and the first end EP1 and the second end EP2 of the light-emitting elements LD. In an embodiment, the first insulating layer INS1 and the second insulating layer INS2 can be etched simultaneously or sequentially. The second insulating layer INS2 can also be selectively formed in the same manner as the first insulating layer INS1. In some embodiments, the step of forming the second insulating layer INS2 can be omitted.
[0290] <ST600(ST700): Step of forming a conductive pattern>
[0291] Next, at least one conductive pattern CP can be formed on the substrate layer BSL on which the first electrode ELT1, the second electrode ELT2, the light-emitting elements LD, etc. are provided. For example, a first conductive pattern CP1 and / or a second conductive pattern CP2 can be formed on at least one of the first end EP1 and the second end EP2 of at least one first light-emitting element LD1 (e.g., a plurality of first light-emitting elements LD1) among the light-emitting elements LD provided in the emission area EMA of each pixel PXL. In an embodiment, each first conductive pattern CP1 can be formed on the first end EP1 of any one first light-emitting element LD1 and electrically connected to the first end EP1. Similarly, each second conductive pattern CP2 can be formed on the second end EP2 of any one first light-emitting element LD1 and electrically connected to the second end EP2.
[0292] <ST700(ST600): Step of forming a first contact electrode and a second contact electrode>
[0293] Next, a first contact electrode CNE1 and a second contact electrode CNE2 that are respectively electrically connected to the first electrode ELT1 and the second electrode ELT2 are formed on a substrate layer BSL provided with the first electrode ELT1, the second electrode ELT2, a light-emitting element LD, a conductive pattern CP, etc. The first contact electrode CNE1 and the second contact electrode CNE2 can electrically connect the first end EP1 and the second end EP2 of the light-emitting element LD to the first electrode ELT1 and the second electrode ELT2, respectively. In an embodiment, the first contact electrode CNE1 and the second contact electrode CNE2 can be formed simultaneously or sequentially.
[0294] In an embodiment, the first contact electrode CNE1 and / or the second contact electrode CNE2 can be electrically connected to the first end EP1 and / or the second end EP2 of at least one first light-emitting element LD1 through at least one first conductive pattern CP1 and / or a second conductive pattern CP2, respectively. For example, the first contact electrode CNE1 can be electrically connected to the first end EP1 of at least one first light-emitting element LD1 through at least one first conductive pattern CP1, thereby electrically connecting the first end EP1 to the first electrode ELT1. The second contact electrode CNE2 can be electrically connected between the second end EP2 of at least one first light-emitting element LD1 and the second electrode ELT2. For example, the second contact electrode CNE2 can be electrically connected between the second end EP2 of at least one first light-emitting element LD1 and the second electrode ELT2 through at least one second conductive pattern CP2 or without at least one second conductive pattern CP2.
[0295] In an embodiment, the step of forming the conductive pattern CP and the step of forming the first contact electrode CNE1 and the second contact electrode CNE2 can form a step of electrically connecting the first ends EP1 and the second ends EP2 of a plurality of light-emitting elements LD including at least one first light-emitting element LD1 to the first electrode ELT1 and the second electrode ELT2, respectively. As Fig.29 and Fig.30 shown, the step ST600 or ST700 of forming the conductive pattern and the step ST700 or ST600 of forming the first contact electrode and the second contact electrode can be sequentially executed, and their order can be changed. For example, in an embodiment, after the conductive pattern CP has been formed, the first contact electrode CNE1 and the second contact electrode CNE2 can be formed. In an embodiment, after the first contact electrode CNE1 and the second contact electrode CNE2 have been formed, the conductive pattern CP can be formed.
[0296] <ST800: Step of forming the third insulating layer>
[0297] Next, a third insulating layer INS3 is formed on the base layer BSL on which the first and second electrodes ELT1 and ELT2, the light emitting element LD, the conductive pattern CP, and the first and second contact electrodes CNE1 and CNE2 are formed. Thus, the display element layer DPL on which the light emitting element LD is disposed can be reliably protected.
[0298] If a pixel defect caused by a short circuit defect occurs in at least one pixel PXL, a step of correcting the pixel defect may also be performed. For example, in the case where a short circuit defect occurs in at least one first light emitting element LD1, the first conductive pattern CP1 and / or the second conductive pattern CP2 connected to the first end EP1 and / or the second end EP2 of the first light emitting element LD1 may be disconnected by applying a laser beam or voltage to the first conductive pattern CP1 and / or the second conductive pattern CP2. Therefore, the leakage current path through the first light emitting element LD1 may be selectively interrupted, so that the pixel defect may be effectively corrected.
[0299] Although the scope of the present disclosure is described by detailed embodiments, it should be noted that the above embodiments are merely illustrative and should not be considered as limiting. It should be understood by those skilled in the art that various changes, substitutions and modifications may be made here without departing from the scope of the disclosure as defined by the claims.
[0300] The scope of the present disclosure is not limited by the detailed description of the present disclosure, but should be defined by the appended claims and their equivalents. In addition, all changes or modifications of the present disclosure derived from the meaning and scope of the claims and their equivalents should be interpreted as being included in the scope of the present disclosure.
Claims
1. A pixel, comprising: a first electrode; a second electrode spaced apart from the first electrode; a plurality of light emitting elements arranged between the first electrode and the second electrode and including at least one first light emitting element; a first contact electrode disposed on the first electrode and electrically connected to the first electrode and first ends of at least some of the plurality of light emitting elements; a second contact electrode disposed on the second electrode and electrically connected to the second electrode and second ends of at least some of the plurality of light emitting elements; as well as at least one first conductive pattern disposed between the at least one first light emitting element and the first contact electrode and configured to electrically connect a first end of a corresponding first light emitting element to the first contact electrode, wherein the at least one first conductive pattern comprises a low melting point conductive material having a melting point lower than that of the first contact electrode, and The at least one first conductive pattern is configured to disconnect the electrical connection between the first end of the corresponding first light emitting element and the first contact electrode when the corresponding first light emitting element is short-circuited.
2. The pixel according to claim 1, wherein: The first end of the corresponding first light emitting element is spaced apart from the first contact electrode and is electrically connected to the first contact electrode via the first conductive pattern.
3. The pixel according to claim 1, wherein: The second end of the first light emitting element overlaps the second contact electrode and is directly connected to the second contact electrode. 4 . The pixel according to claim 1 , further comprising at least one second conductive pattern disposed between the at least one first light emitting element and the second contact electrode.
5. The pixel according to claim 4, wherein: A second end of the at least one first light emitting element is spaced apart from the second contact electrode and is electrically connected to the second contact electrode via the at least one second conductive pattern.
6. The pixel according to claim 1, wherein: The first conductive pattern includes a conductive material different from a constituent material of the first contact electrode.
7. The pixel according to claim 1, wherein: The first contact electrode includes at least one first protrusion that protrudes toward at least one second light emitting element among the plurality of light emitting elements and overlaps a first end of the second light emitting element.
8. The pixel according to claim 7, wherein: The second end of the second light emitting element overlaps the second contact electrode and is directly connected to the second contact electrode.
9. The pixel according to claim 8, wherein: The second contact electrode includes at least one second protrusion that protrudes toward the second light emitting element and overlaps the second end of the second light emitting element.
10. The pixel according to claim 1, in, The plurality of light emitting elements include a plurality of second light emitting elements continuously arranged between the first electrode and the second electrode along a direction in which the first electrode extends, and The first contact electrode includes at least one first protrusion, the at least one first protrusion has a width greater than a distance between the plurality of second light emitting elements, and overlaps with first ends of the plurality of second light emitting elements.
11. The pixel according to claim 1, comprising: A plurality of first light emitting elements and a plurality of second light emitting elements are arranged between the first electrode and the second electrode; a plurality of first conductive patterns disposed between each of the plurality of first light emitting elements and the first contact electrode to electrically connect the respective first ends of the plurality of first light emitting elements to the first contact electrode; as well as a plurality of first protrusions protruding from the first contact electrode toward the corresponding plurality of second light emitting elements and overlapping the corresponding first ends of the plurality of second light emitting elements, and The plurality of first conductive patterns and the plurality of first protrusions are regularly or irregularly dispersed on one side of the first contact electrode. 12 . The pixel according to claim 1 , comprising a plurality of first conductive patterns spaced apart from each other and disposed on respective first ends of the plurality of light emitting elements.
13. The pixel according to claim 1, wherein: The first conductive pattern has any one of a polygonal shape including a rectangular shape.
14. The pixel according to claim 1, wherein: The first conductive pattern comprises: a first region having a first width; and The second region and the third region are disposed on opposite sides of the first region and each has a width greater than the first width.
15. The pixel according to claim 1, comprising a plurality of first conductive patterns, the plurality of first conductive patterns being spaced apart from each other and disposed on respective first ends of a plurality of first light emitting elements among the plurality of light emitting elements, in, At least one first conductive pattern among the plurality of first conductive patterns is disconnected between a first end of a corresponding first light emitting element and the first contact electrode.
16. The pixel according to claim 1, wherein: The first electrode and the second electrode are spaced apart from each other by a distance equal to or greater than an average length of the light emitting element.
17. A display device, comprising: Display area; as well as pixels, arranged in the display area, Wherein, the pixels include: a first electrode; a second electrode spaced apart from the first electrode; a plurality of light emitting elements arranged between the first electrode and the second electrode and including at least one first light emitting element; a first contact electrode disposed on the first electrode and electrically connected to the first electrode and first ends of at least some of the plurality of light emitting elements; a second contact electrode disposed on the second electrode and electrically connected to the second electrode and second ends of at least some of the plurality of light emitting elements; and at least one first conductive pattern, disposed between the at least one first light emitting element and the first contact electrode, to electrically connect a first end of a corresponding first light emitting element to the first contact electrode, wherein the at least one first conductive pattern comprises a low melting point conductive material having a melting point lower than that of the first contact electrode, and The at least one first conductive pattern is configured to disconnect the electrical connection between the first end of the corresponding first light emitting element and the first contact electrode when the corresponding first light emitting element is short-circuited.
18. The display device according to claim 17, wherein: The first end of the corresponding first light emitting element is spaced apart from the first contact electrode and is electrically connected to the first contact electrode via the first conductive pattern.
19. A method for manufacturing a display device, the method comprising: a first operation of forming a first electrode and a second electrode spaced apart from each other on a base layer; A second operation of supplying a light emitting element onto the base layer and aligning the light emitting element between the first electrode and the second electrode; as well as a third operation of electrically connecting the first end and the second end of the light emitting element to the first electrode and the second electrode, respectively; wherein, in the third operation, a first conductive pattern electrically connected to the first end and a first contact electrode electrically connected to the first end through the first conductive pattern are formed between the first end of the at least one light emitting element and the first electrode; wherein the first conductive pattern includes a low-melting-point conductive material having a melting point lower than that of the first contact electrode, and The first conductive pattern is configured to disconnect the electrical connection between the first end of the at least one light emitting element and the first contact electrode when the at least one light emitting element is short-circuited.
20. The method according to claim 19, wherein: The third operation further includes forming a second contact electrode electrically connected between a second end of the at least one light emitting element and the second electrode.
Citation Information
Patent Citations
Light emitting diode chip and light emitting diode dsiplay apparatus comprising the same
CN108206234A
Devices with a single metal layer
US20180033853A1