Method, device and air conditioner for power factor correction circuit output control
By sampling the DC bus voltage and AC input current and combining the filter coefficient and duty cycle calculation, the problem of AC current sawtooth oscillation and distortion under the single voltage loop control strategy is solved, and the AC current distortion suppression and algorithm applicability are enhanced without changing the circuit structure.
Patent Information
- Application Number
- CN202010130016.X
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2020-02-28
- Publication Date
- 2025-09-26
- Estimated Expiration
- 2040-02-28
AI Technical Summary
The existing single voltage loop control strategy has AC current sawtooth oscillation and distortion under light load, and the variable sawtooth pulse width modulation control mode cannot be applied to systems that do not have a circuit to generate variable sawtooth pulses, and the algorithm has poor portability.
By sampling the DC bus voltage and AC input current, the duty cycle and filter coefficient are determined according to the voltage sampling results, and the pulse width modulation output duty cycle is calculated in combination with the sampled current to achieve waveform correction of the AC input current, which is suitable for different systems.
The AC current distortion suppression can be achieved without changing the circuit structure, the sampling process is simple, and the pulse width modulation output duty cycle calculation method has strong portability.
Smart Images

Figure CN113328615B_ABST
Abstract
Description
Technical Field
[0001] The present application relates to the technical field of air conditioning control, for example, to a method, device and air conditioner for output control of a power factor correction circuit. Background Art
[0002] Currently, to meet various mandatory certification standards, current variable-frequency air conditioners generally use a power factor correction circuit combined with a software algorithm to perform waveform correction on the input AC current, so that the AC input current waveform tracks the AC input voltage, thereby reducing current harmonics. To address the high hardware cost of the sampling circuit of traditional power factor correction schemes and the complexity and difficulty of implementing the algorithm's dual closed-loop control scheme using a voltage loop and a current loop, a power factor correction scheme based on a single voltage loop control strategy has been proposed. The power factor correction scheme based on a single voltage loop control strategy does not require hardware sampling of the AC input voltage, reducing costs, and does not require current loop control, reducing algorithm complexity. However, because there is no current loop and the voltage loop linear control output saturates at low speeds and light loads, it causes AC current sawtooth oscillation and distortion at light loads, affecting the power factor correction circuit's harmonic suppression effect and system reliability.
[0003] In the prior art, in order to suppress the oscillation and distortion of the AC current sawtooth wave under the single voltage loop control strategy, a variable sawtooth pulse width modulation control mode is proposed. In this mode, the slope of the generated sawtooth wave is changed at different output amplitudes, and the DC voltage and AC current sampling points follow to instantly output the new duty cycle value of the current cycle.
[0004] During the implementation of the embodiments of the present disclosure, it was found that at least the following problems exist in the related art:
[0005] The variable sawtooth wave pulse width modulation control mode relies on a specially designed variable sawtooth wave generating circuit and cannot be applied to a system that does not have a circuit for generating a variable sawtooth wave pulse. The corresponding algorithm has poor portability. Summary of the Invention
[0006] In order to provide a basic understanding of some aspects of the disclosed embodiments, a brief summary is given below. The summary is not an extensive review, nor is it intended to identify key / critical elements or delineate the scope of protection of these embodiments, but rather serves as a prelude to the detailed description that follows.
[0007] The embodiments of the present disclosure provide a method, device and air conditioner for controlling the output of a power factor correction circuit to solve the technical problems that the existing solution for suppressing the sawtooth oscillation and distortion of the AC current using a single voltage loop control strategy has a narrow scope of application and the corresponding algorithm has poor portability.
[0008] In some embodiments, the method comprises:
[0009] Sampling the DC bus voltage and AC input current,
[0010] Determine the duty cycle according to the voltage sampling result, and determine the first filter coefficient K1 according to the voltage value of the sampled voltage;
[0011] The pulse width modulation output duty cycle is determined according to the sampled current, the first filter coefficient K1 and the duty cycle, so as to perform waveform correction on the AC input current according to the output duty cycle.
[0012] In some embodiments, the apparatus includes: a processor and a memory storing program instructions, wherein the processor is configured to perform the above-mentioned method for output control of a power factor correction circuit when executing the program instructions.
[0013] In some embodiments, the air conditioner includes the above-mentioned device for power factor correction circuit output control.
[0014] The method, device, and air conditioner for power factor correction circuit output control provided by the embodiments of the present disclosure can achieve the following technical effects:
[0015] The DC bus voltage and AC input current are directly sampled, and the duty cycle is determined based on the voltage sampling results. The filter coefficient K1 is determined based on the voltage value. Furthermore, the pulse width modulation output duty cycle is determined by combining the first filter coefficient K1, the sampled current and the duty cycle. There is no need to change the circuit structure or perform voltage compensation. The sampling process is simple, and the method for calculating the pulse width modulation output duty cycle can be applied to different systems and has strong portability.
[0016] The above general description and the following description are exemplary and explanatory only and are not intended to limit the present application. BRIEF DESCRIPTION OF THE DRAWINGS
[0017] One or more embodiments are exemplarily described by corresponding drawings. These exemplary descriptions and drawings do not limit the embodiments. Elements with the same reference numerals in the drawings are shown as similar elements. The drawings do not constitute a scale limitation. In addition,
[0018] Figure 1 is a schematic diagram of a method for output control of a power factor correction circuit provided by an embodiment of the present disclosure;
[0019] Figure 2 is a schematic diagram of a sampling point provided by an embodiment of the present disclosure;
[0020] Figure 3 This is a schematic diagram of another device for output control of a power factor correction circuit provided by an embodiment of the present disclosure. DETAILED DESCRIPTION
[0021] In order to be able to understand the features and technical content of the embodiments of the present disclosure in more detail, the implementation of the embodiments of the present disclosure is described in detail below in conjunction with the accompanying drawings. The accompanying drawings are for reference only and are not used to limit the embodiments of the present disclosure. In the following technical description, for the sake of convenience of explanation, a full understanding of the disclosed embodiments is provided through multiple details. However, one or more embodiments can still be implemented without these details. In other cases, to simplify the drawings, well-known structures and devices can be simplified for display.
[0022] In the description and claims of the embodiments of the present disclosure, as well as in the accompanying drawings, the terms "first," "second," and the like are used to distinguish similar items and are not necessarily used to describe a particular order or precedence. It should be understood that the terms used in this manner are interchangeable where appropriate to describe the embodiments of the present disclosure herein. In addition, the terms "including," "having," and any variations thereof are intended to cover non-exclusive inclusions.
[0023] Unless otherwise stated, the term "plurality" means two or more.
[0024] In the embodiment of the present disclosure, the character " / " indicates that the preceding and following objects are in an "or" relationship. For example, A / B means: A or B.
[0025] The term "and / or" describes an association between objects, indicating that three relationships can exist. For example, A and / or B means: A or B, or A and B.
[0026] The power factor correction circuit commonly used in current variable-frequency air conditioners boosts and stabilizes the DC bus voltage to a set voltage, which is higher than the peak bus voltage achieved through natural rectification. This expands the speed range of the variable-frequency compressor and reduces AC input current harmonics by adjusting the AC input current waveform to track the AC input voltage waveform. To reduce hardware circuit costs, a single-voltage loop control strategy is proposed. This solution does not sample the AC input voltage. Furthermore, to simplify calculations, the duty cycle is calculated using the average value of the AC current instead of the effective value of the AC current, as shown in the following formula:
[0027]
[0028] Among them, a set is the DC bus voltage step-up ratio; i ac is the AC input current i ac ;I mean The AC current i is the AC input current ac The average of the instantaneous values.
[0029] However, in the above scheme, when the speed is low and the load is light, the linear regulator saturates, which will cause the boost ratio a set is a constant value, which causes AC current distortion and sawtooth oscillation. In addition, if it is assumed that the step-up ratio a in steady state set And the average value of AC current I mean All are fixed values. AC current sampling interference or calculation deviation can lead to output duty cycle deviation or distortion, which in turn leads to output AC current distortion. Furthermore, due to the lack of closed-loop feedback control of the AC current, the distorted AC current used to calculate the output duty cycle will inevitably lead to further duty cycle distortion. Consequently, small sampling interference or calculation deviation will be amplified into larger current distortion and distortion.
[0030] To suppress AC current oscillation and distortion, traditional solutions rely on tracking the DC voltage and AC input current sampling points and employing special sawtooth pulse-width modulation control modes. Sampling-point tracking strategies are generally complex to design and difficult to achieve optimal design across the full power range. Furthermore, implementing special sawtooth pulse-width modulation requires a specialized circuit structure. For systems that have already been manufactured or shipped, special sawtooth pulse-width modulation control modes cannot be applied without modifying the circuit structure to avoid or minimize current distortion.
[0031] Figure 1 1 is a schematic diagram of a method for output control of a power factor correction circuit provided by an embodiment of the present disclosure, the method comprising the following steps:
[0032] S101, sampling the DC bus voltage and AC input current.
[0033] S102 , determining a duty cycle according to the voltage sampling result, and determining a first filter coefficient K1 according to the voltage value of the sampled voltage.
[0034] In some embodiments, the DC bus voltage and the AC input current are sampled using the same sampling interval.
[0035] In some embodiments, the sampling interval for the DC bus voltage is smaller than the sampling interval for the AC input current. Sampling representative AC input currents reduces the number of AC input current samples, speeds up sampling, and improves computational efficiency. The duty cycle needs to be determined based on the voltage samples. To improve the accuracy of the duty cycle determination, the sampling interval for the DC bus voltage should not be too large.
[0036] In some embodiments, sampling the AC input current includes sampling the AC input current according to a slope of a triangular carrier signal or a set sampling time.
[0037] In some embodiments, sampling the AC input current according to the slope of the triangular carrier signal includes: determining the sampling point when the slope of the triangular carrier signal is equal to the set slope, and sampling the AC input current. The set slope is less than 0, that is, sampling is performed during the falling process of the triangular carrier signal. Figure 2 As shown, the higher the DC bus voltage duty cycle, the closer the sampling point approaches the peak value of the AC input current during the current switching cycle, meaning the AC input current sampling result is close to the peak value. Due to the characteristics of variable-frequency air conditioning systems, the DC bus voltage duty cycle is within a set range. Furthermore, depending on the specific operating parameters of the variable-frequency air conditioning system, the corresponding DC bus voltage duty cycle varies for different variable-frequency air conditioning systems. Therefore, to ensure that the AC input current sampling value is close to the peak value, the set slope needs to be determined based on the variable-frequency air conditioning system parameters, such as the rated power and effective power.
[0038] In some embodiments, a pulse width signal is generated according to the voltage sampling result, and a controller in the power factor correction circuit generates a triangular carrier signal according to the pulse width signal.
[0039] In some embodiments, sampling the AC input current according to a set sampling time includes: determining the period of the triangular carrier signal, determining the sampling point corresponding to the set sampling time according to the period; sampling the AC input current at the corresponding sampling point in each period; wherein the set sampling time is less than the period. Figure 2 As shown, the sampling point is close to the end of the triangular carrier signal cycle. Optionally, the ratio between the time interval between the sampling point and the end of the triangular carrier signal cycle and the triangular carrier signal cycle is 0.04 to 0.1. The higher the DC bus voltage duty cycle, the closer the sampling point is to the peak value of the AC input current in the current switching cycle, that is, the AC input current sampling result is close to the peak value. According to the characteristics of the variable frequency air-conditioning system, the DC bus voltage duty cycle is within a set range, and according to the specific operating parameters of the variable frequency air-conditioning system, different variable frequency air-conditioning systems have corresponding DC bus voltage duty cycles. Therefore, in order to ensure that the sampling value of the AC input current is close to the peak value, the set slope needs to be determined according to the parameters of the variable frequency air-conditioning system, such as: the rated power and effective power of the variable frequency air-conditioning system.
[0040] S103 , determining a pulse width modulation output duty cycle according to the sampled current, the first filter coefficient K1 and the duty cycle, so as to perform waveform correction on the AC input current according to the output duty cycle.
[0041] In some embodiments, determining the pulse width modulation output duty cycle according to the sampled current, the first filter coefficient K1 and the duty cycle includes: determining the second filter coefficient K2 according to the sampled current and the first filter coefficient K1; determining the pulse width modulation output duty cycle according to the duty cycle and the second filter coefficient K2.
[0042] In some embodiments, the sampling current, the first filter coefficient K1, and the second filter coefficient K2 have the following relationship:
[0043] K2=K1*iK S
[0044] Among them, K2 is the second filter coefficient; K1 is the first filter coefficient; i is the sampling current; K S is the adjustment coefficient of the second filter coefficient K2. s The value range of K is 0.4~0.8. s Related to the system parameters of the variable frequency air conditioning system, such as the rated power and effective power of the variable frequency air conditioning system.
[0045] In some embodiments, the second filter coefficient K2, the duty cycle, and the pulse width modulation output duty cycle have the following relationship:
[0046] D out [n]=K2[n]*(D i [n]-D out [n-1])+D out [n-1]
[0047] Wherein, K2 is the second filter coefficient; D i is the duty cycle; D out D is the pulse width modulation output duty cycle; out [n] is the duty cycle of the pulse width modulation output in this cycle; D out [n-1] is the PWM output duty cycle of the previous cycle.
[0048] In some embodiments, the voltage value of the sampled voltage and the first filter coefficient K1 have the following relationship:
[0049]
[0050] Wherein, K1 is the first filter coefficient; V is the voltage value of the sampled voltage. Optionally, the DC bus voltage ranges from 230V to 350V; and the first filter coefficient K1 ranges from 0.3 to 0.5.
[0051] In the disclosed embodiment, the DC bus voltage and the AC input current are directly sampled, and the duty cycle is determined based on the voltage sampling results, and the filter coefficient K1 is determined based on the voltage value. Furthermore, the pulse width modulation output duty cycle is determined by combining the first filter coefficient K1, the sampled current and the duty cycle. There is no need to change the circuit structure or perform voltage compensation. The sampling process is simple, and the method for calculating the pulse width modulation output duty cycle can be applied to different systems and has strong portability.
[0052] The present disclosure also provides a device for output control of a power factor correction circuit, comprising: a sampling module, a determination module, and an output duty cycle determination module.
[0053] The sampling module is configured to sample the DC bus voltage and AC input current.
[0054] The determination module is configured to determine the duty cycle according to the voltage sampling result, and determine the first filter coefficient K1 according to the voltage value of the sampled voltage.
[0055] The output duty cycle determination module is configured to determine the pulse width modulation output duty cycle according to the sampled current, the first filter coefficient K1 and the duty cycle, so as to perform waveform correction on the AC input current according to the output duty cycle.
[0056] In some embodiments, the sampling module is configured to sample the AC input current according to the slope of the triangular carrier signal or a set sampling time.
[0057] In some embodiments, the sampling module includes: a sampling point determination unit and a sampling unit.
[0058] The sampling point determination unit is configured to determine a sampling point when the slope of the triangular carrier signal is equal to a set slope.
[0059] The sampling unit is configured to sample the AC input current.
[0060] In some embodiments, the sampling module includes: a sampling point determination unit and a sampling unit.
[0061] The sampling point determination unit is configured to determine a period of the triangular carrier signal and determine a sampling point corresponding to a set sampling time according to the period.
[0062] The sampling unit is configured to sample the AC input current at the corresponding sampling point in each cycle; wherein the set sampling time is less than the cycle.
[0063] In some embodiments, the output duty cycle determination module includes: a determination unit and an output duty cycle determination unit.
[0064] The determining unit is configured to determine the second filter coefficient K2 according to the sampled current and the first filter coefficient K1.
[0065] The output duty cycle determining unit is configured to determine the pulse width modulation output duty cycle according to the duty cycle and the second filter coefficient K2.
[0066] In some embodiments, the sampling current, the first filter coefficient K1, and the second filter coefficient K2 have the following relationship:
[0067] K2=K1*iK S
[0068] Among them, K2 is the second filter coefficient; K1 is the first filter coefficient; i is the sampling current; K S is the adjustment coefficient of the second filter coefficient K2. s The value range of K is 0.4~0.8. s Related to the system parameters of the variable frequency air conditioning system, such as the rated power and effective power of the variable frequency air conditioning system.
[0069] In some embodiments, the second filter coefficient K2, the duty cycle, and the pulse width modulation output duty cycle have the following relationship:
[0070] D out [n]=K2[n]*(D i [n]-D out [n-1])+D out [n-1]
[0071] Wherein, K2 is the second filter coefficient; D i is the duty cycle; D out D is the pulse width modulation output duty cycle; out [n] is the duty cycle of the pulse width modulation output in this cycle; D out [n-1] is the PWM output duty cycle of the previous cycle.
[0072] In some embodiments, the voltage value of the sampled voltage and the first filter coefficient K1 have the following relationship:
[0073]
[0074] Wherein, K1 is the first filter coefficient; V is the voltage value of the sampled voltage. Optionally, the DC bus voltage ranges from 230V to 350V; and the first filter coefficient K1 ranges from 0.3 to 0.5.
[0075] In the disclosed embodiment, the DC bus voltage and the AC input current are directly sampled, and the duty cycle is determined based on the voltage sampling results, and the filter coefficient K1 is determined based on the voltage value. Furthermore, the pulse width modulation output duty cycle is determined by combining the first filter coefficient K1, the sampled current and the duty cycle. There is no need to change the circuit structure or perform voltage compensation. The sampling process is simple, and the method for calculating the pulse width modulation output duty cycle can be applied to different systems and has strong portability.
[0076] The present disclosure also provides a device for controlling the output of a power factor correction circuit, comprising a processor and a memory storing program instructions, wherein the processor is configured to execute the above-mentioned method for controlling the output of a power factor correction circuit when executing the program instructions.
[0077] The present disclosure also provides an air conditioner, comprising the above-mentioned device for controlling the output of a power factor correction circuit.
[0078] Combine Figure 3 As shown, an embodiment of the present disclosure provides a device for controlling the output of a power factor correction circuit, comprising a processor 300 and a memory 301. Optionally, the device may further comprise a communication interface 302 and a bus 303. The processor 300, the communication interface 302, and the memory 301 may communicate with each other via the bus 303. The communication interface 302 may be used for information transmission. The processor 300 may call the logic instructions in the memory 301 to execute the method for controlling the output of a power factor correction circuit of the above embodiment.
[0079] In addition, the logic instructions in the memory 301 can be implemented in the form of software functional units and can be stored in a computer-readable storage medium when sold or used as an independent product.
[0080] Memory 301, as a computer-readable storage medium, can be used to store software programs and computer-executable programs, such as program instructions / modules corresponding to the methods in the embodiments of the present disclosure. Processor 300 executes the program instructions / modules stored in memory 301 to perform functional applications and data processing, thereby implementing the method for controlling the output of a power factor correction circuit in the above-described embodiments.
[0081] The memory 301 may include a program storage area and a data storage area. The program storage area may store an operating system and at least one application required for a function; the data storage area may store data generated based on the use of the terminal device. Furthermore, the memory 301 may include high-speed random access memory and non-volatile memory.
[0082] An embodiment of the present disclosure provides a computer-readable storage medium storing computer-executable instructions, wherein the computer-executable instructions are configured to execute the above-mentioned method for output control of a power factor correction circuit.
[0083] An embodiment of the present disclosure provides a computer program product, which includes a computer program stored on a computer-readable storage medium, and the computer program includes program instructions. When the program instructions are executed by a computer, the computer executes the above-mentioned method for power factor correction circuit output control.
[0084] The aforementioned computer-readable storage medium may be a transient computer-readable storage medium or a non-transitory computer-readable storage medium.
[0085] The technical solution of the embodiments of the present disclosure may be embodied in the form of a software product, which is stored in a storage medium and includes one or more instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to execute all or part of the steps of the method described in the embodiments of the present disclosure. The aforementioned storage medium may be a non-transitory storage medium, including: a USB flash drive, a mobile hard disk, a read-only memory (ROM), a random access memory (RAM), a magnetic disk or an optical disk, and other media that can store program code, or a transient storage medium.
[0086] The above description and the accompanying drawings fully illustrate the embodiments of the present disclosure so that those skilled in the art can practice them. Other embodiments may include structural, logical, electrical, process and other changes. The embodiments represent only possible variations. Unless explicitly required, individual components and functions are optional, and the order of operations may vary. Parts and features of some embodiments may be included in or replace parts and features of other embodiments. Moreover, the words used in this application are only used to describe the embodiments and are not used to limit the claims. As used in the description of the embodiments and claims, unless the context clearly indicates otherwise, the singular forms "a", "an" and "the" are intended to also include plural forms. Similarly, the term "and / or" as used in this application refers to any and all possible combinations of one or more associated listings. In addition, when used in this application, the term "comprise" and its variations "comprises" and / or comprising refer to the presence of stated features, wholes, steps, operations, elements, and / or components, but do not exclude the presence or addition of one or more other features, wholes, steps, operations, elements, components and / or groups of these. In the absence of further restrictions, an element defined by the sentence "comprising a..." does not exclude the presence of other identical elements in the process, method or device that includes the element. In this article, each embodiment may focus on the differences from other embodiments, and the same and similar parts between the various embodiments can be referenced to each other. For the methods, products, etc. disclosed in the embodiments, if they correspond to the method part disclosed in the embodiments, then the relevant parts can be found in the description of the method part.
[0087] Those skilled in the art will appreciate that the units and algorithm steps of each example described in conjunction with the embodiments disclosed herein can be implemented in electronic hardware, or a combination of computer software and electronic hardware. Whether these functions are performed in hardware or software may depend on the specific application and design constraints of the technical solution. The technicians may use different methods to implement the described functions for each specific application, but such implementation should not be considered to be beyond the scope of the embodiments of the present disclosure. The technicians will clearly understand that, for the convenience and brevity of description, the specific working processes of the systems, devices and units described above can refer to the corresponding processes in the aforementioned method embodiments and will not be repeated here.
[0088] In the embodiments disclosed herein, the disclosed methods and products (including but not limited to devices, equipment, etc.) can be implemented in other ways. For example, the device embodiments described above are merely illustrative. For example, the division of the units can be merely a logical functional division. In actual implementation, there may be other division methods, such as multiple units or components can be combined or integrated into another system, or some features can be ignored or not executed. In addition, the coupling or direct coupling or communication connection between each other shown or discussed can be through some interfaces, indirect coupling or communication connection of devices or units, and can be electrical, mechanical or other forms. The units described as separate components may or may not be physically separated, and the components shown as units may or may not be physical units, that is, they may be located in one place, or they may be distributed on multiple network units. Some or all of the units may be selected to implement this embodiment according to actual needs. In addition, the functional units in the embodiments of the present disclosure may be integrated into a processing unit, or each unit may exist physically separately, or two or more units may be integrated into one unit.
[0089] The flowcharts and block diagrams in the accompanying drawings show the possible implementation architectures, functions and operations of the systems, methods and computer program products according to the embodiments of the present disclosure. In this regard, each box in the flowchart or block diagram can represent a module, program segment or part of the code, and the module, program segment or part of the code contains one or more executable instructions for implementing the specified logical functions. In some alternative implementations, the functions marked in the box can also occur in an order different from that marked in the accompanying drawings. For example, two consecutive boxes can actually be executed substantially in parallel, or they can sometimes be executed in the opposite order, which can depend on the functions involved. In the descriptions corresponding to the flowcharts and block diagrams in the accompanying drawings, the operations or steps corresponding to different boxes can also occur in an order different from that disclosed in the description, and sometimes there is no specific order between different operations or steps. For example, two consecutive operations or steps can actually be executed substantially in parallel, or they can sometimes be executed in the opposite order, which can depend on the functions involved. Each block in the block diagrams and / or flowcharts, and combinations of blocks in the block diagrams and / or flowcharts, may be implemented by a dedicated hardware-based system that performs the specified function or action, or may be implemented by a combination of dedicated hardware and computer instructions.
Claims
1. A method for controlling the output of a power factor correction circuit, characterized in that: include: Sampling the DC bus voltage and AC input current; Determine the DC bus voltage duty cycle according to the voltage sampling result, and determine the first filter coefficient K1 according to the voltage value of the sampled voltage; Determine a second filter coefficient K2 according to the sampled current and the first filter coefficient K1; Determining a pulse width modulation output duty cycle according to the DC bus voltage duty cycle and the second filter coefficient K2, so as to perform waveform correction on the AC input current according to the output duty cycle; The relationship between the voltage value of the sampled voltage and the first filter coefficient K1 is as follows: Wherein, K1 is the first filter coefficient; V is the voltage value of the sampling voltage; The relationship between the sampling current, the first filter coefficient K1 and the second filter coefficient K2 is as follows: Among them, K2 is the second filter coefficient; K1 is the first filter coefficient; i is the sampling current; K S is the adjustment coefficient of the second filter coefficient K2; The relationship between the second filter coefficient K2, the DC bus voltage duty cycle, and the pulse width modulation output duty cycle is as follows: Wherein, K2 is the second filter coefficient; D i is the DC bus voltage duty cycle; D out is the pulse width modulation output duty cycle; D out [n] is the duty cycle of the pulse width modulation output in this cycle; D out [n-1] is the PWM output duty cycle of the previous cycle.
2. The method according to claim 1, characterized in that Sampling the AC input current includes: The AC input current is sampled according to the slope of the triangular carrier signal or the set sampling time.
3. The method according to claim 2, characterized in that Sampling the AC input current according to the slope of the triangular carrier signal includes: The sampling point is determined when the slope of the triangular carrier signal is equal to the set slope, and the AC input current is sampled.
4. The method according to claim 2, characterized in that Sampling the AC input current according to a set sampling time includes: Determine the period of the triangular carrier signal, and determine the sampling point corresponding to the set sampling time according to the period; The AC input current is sampled at the corresponding sampling point in each cycle; wherein the set sampling time is less than the cycle.
5. A device for controlling the output of a power factor correction circuit, comprising a processor and a memory storing program instructions, characterized in that: The processor is configured to perform the method for output control of a power factor correction circuit according to any one of claims 1 to 4 when executing the program instructions.
6. An air conditioner, characterized in that: The device comprises the device for output control of a power factor correction circuit as claimed in claim 5.
Citation Information
Patent Citations
Control device and method for power factor corrector
CN105391294A
Current loop control method and current loop controller of power factor correction circuit
CN107370358A