A power control circuit and method

By designing a power control circuit for the server, ensuring that the motherboard is fully connected to the backplane before powering on, the problem of communication abnormalities caused by powering on the motherboard during hot swapping is solved, and the stable operation of the system is achieved.

CN115599189BActive Publication Date: 2025-06-27INSPUR SUZHOU INTELLIGENT TECH CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202211273108.9
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-10-18
Publication Date
2025-06-27
Estimated Expiration
2042-10-18

AI Technical Summary

Technical Problem

During the hot plug-in process of the server, modules connected to the back end of the motherboard with longer pins will be powered on first, causing abnormal server system between the motherboard and other boards to occur due to communication problems.

Method used

Design a power control circuit, including control chips, connection detection modules, logic modules, transistors, voltage dividers, electronic fuses and resistors. When the motherboard is fully connected to the backplane, the control chip detects the connection status of the high-density connector through the connection detection module, and outputs a low level when fully connected to control the electronic fuse enable port, so that the motherboard is powered on after it is fully connected.

Benefits of technology

Ensure that the communication between the motherboard and other boards is normal, thereby maintaining the stability of the system and avoiding communication abnormalities caused by early power-up.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115599189B_ABST
    Figure CN115599189B_ABST
Patent Text Reader

Abstract

The present invention discloses a power control circuit and method, relating to the technical field of power supplies. The circuit controls the enable terminal of the electronic fuse through an OR logic circuit and a transistor, thereby controlling the connection or disconnection of the power supply to the circuit behind the electronic fuse. When the control chip does not detect that the circuit behind the electronic fuse is powered by a battery, the control output port outputs a low level, and when the connection detection module detects that the high-density connector for connection is fully connected, the connection output port outputs a low level, and the enable terminal of the electronic fuse receives a high level, forming a power supply path from the power supply to the circuit behind. By implementing a power control circuit and method disclosed in the embodiments of the present invention, when the motherboard and the backplane are hot-plugged, after the motherboard and the backplane are fully connected, the motherboard is powered on to ensure normal communication between the boards of each backplane, thereby ensuring the normal operation of the system.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the technical field of power supplies, and particularly to a power control circuit and method. Background Art

[0002] In today's society, the application of electronic products has penetrated into all fields of people's work and life, bringing real-time information, fast computing, and convenient services. Behind the convenience brought by electronic products to social life, a server with powerful computing capabilities is required as a support. With the update and replacement of server technology, while pursuing computing power, the requirement for reliability is also getting higher and higher. This includes the hot plugging situation of components of server nodes, and it is required that the overall performance and computing logic of the server should not be affected in the case of hot plugging behavior. Complex node components are usually connected through high-density connectors. For example, the connection between the motherboard and the backplane. In order to facilitate the insertion and extraction of high-density connectors, the pins of high-density connectors are usually designed to be of different lengths. For the motherboard and backplane connected through the above high-density connector, the longer pins in the high-density connector will make contact and connect first. When the unpowered motherboard is inserted into the powered backplane, the module connected by the longer pins at the rear end of the motherboard will be powered on and start working first. Since the motherboard and the backplane are not fully connected at this time, it is very likely that the motherboard and other boards connected to the backplane will cause the entire system to be abnormal due to communication problems. Therefore, there is an urgent need for a power control circuit and method to power on the motherboard after the motherboard and the backplane are fully connected, so as to ensure normal communication between the motherboard and other boards, thereby maintaining the stability of the system. Summary of the Invention

[0003] In order to solve the problem in the prior art that in the hot plugging process of the motherboard and the backplane, the module connected by the longer pins at the rear end of the motherboard will be powered on and start working first, resulting in the abnormal server system due to communication problems between the motherboard and other board components, the embodiments of the present invention provide a power control circuit and method to power on the motherboard after the motherboard and the backplane are fully connected, so as to ensure normal communication between the motherboard and other boards, thereby maintaining the stability of the system.

[0004] In order to solve the above one or more technical problems, the technical solutions adopted by the present invention are as follows:

[0005] In the first aspect, a power control circuit is provided. The circuit includes: a control chip, a connection detection module, a logic module, a transistor, a voltage dividing module, an electronic fuse, a first resistor, and a second resistor;

[0006] The control chip includes a control output port; the connection detection module includes a connection output port; the logic control module includes: a first logic port, a second logic port, and a third logic port; the transistor includes: a first pole of the transistor, a second pole of the transistor, and a third pole of the transistor; the voltage dividing module includes: a first voltage dividing port, a second voltage dividing port, and a third voltage dividing port; the electronic fuse includes: a voltage input port, a voltage output port, and an enable port;

[0007] The control output port is electrically connected to the first logic port; the connection output port is electrically connected to the second logic port, and the second logic port is also connected in series with the power supply through a first resistor; the third logic port is electrically connected to the first pole of the transistor, and the third logic port is also grounded after being connected in series with a second resistor; the first voltage dividing port is connected to the power supply and then electrically connected to the voltage input port of the electronic fuse, the second voltage dividing port is connected to the third pole of the transistor and then grounded, and the third voltage dividing port is connected to the second pole of the transistor and then electrically connected to the enable port of the electronic fuse; the voltage output port of the electronic fuse is electrically connected to the backend circuit;

[0008] When the control chip detects that the backend circuit of the electronic fuse is powered by a battery, the control output port outputs a high level;

[0009] When the connection detection module detects that the high-density connector for connection is fully connected, the connection output port outputs a low level.

[0010] Further, the logic module includes: a first diode and a second diode;

[0011] The anode of the first diode serves as the first logic port;

[0012] The anode of the second diode serves as the second logic port;

[0013] The cathodes of the first diode and the second diode are electrically connected and then serve as the third logic port.

[0014] Further, the voltage dividing module includes: a third resistor and a fourth resistor;

[0015] One end of the third resistor serves as the first voltage dividing port;

[0016] One end of the fourth resistor serves as the second voltage dividing port;

[0017] The other ends of the third resistor and the fourth resistor are electrically connected and then serve as the third voltage dividing port.

[0018] Further, the transistor is an N-channel enhancement-mode MOSFET;

[0019] The first pole of the transistor is the gate, the second pole of the transistor is the drain, and the third pole of the transistor is the source.

[0020] Further, the circuit further includes a fifth resistor;

[0021] One end of the fifth resistor is electrically connected to the first logic port;

[0022] The other end of the fifth resistor is grounded.

[0023] Further, when the high-density connector is fully connected, the connection output port of the connection detection module is electrically connected to the pin with the first length in the high-density connector.

[0024] Further, the high-density connector includes one or more pins with the first length;

[0025] The pin with the first length is grounded.

[0026] Further, the first length is the shortest length of the pins in the high-density connector.

[0027] In a second aspect, a power control method is provided. The method is applied to a power control circuit described in the first aspect above. The method includes:

[0028] Determine whether the backend circuit is powered by a battery;

[0029] If the result of determining whether the backend circuit is powered by a battery is no, output a low level from the control output port, and detect whether the high-density connector is fully connected by the connection detection circuit;

[0030] If the result of detecting whether the high-density connector is fully connected by the connection detection circuit is yes, output a low level from the connection output port;

[0031] Enable the enable port of the electronic fuse to supply power from the power supply to the backend circuit connected to the voltage output port of the electronic fuse.

[0032] Further, if the result of detecting whether the high-density connector is fully connected by the connection detection circuit is no, or the result of determining whether the circuit is powered by a battery is yes, the output end of the control chip outputs a high level;

[0033] Disable the enable port of the electronic fuse;

[0034] Cut off the power supply path from the power supply to the backend circuit connected to the voltage output port of the electronic fuse.

[0035] The beneficial effects brought by the technical solutions provided in the embodiments of the present invention are:

[0036] By implementing a power control circuit and method disclosed in the embodiments of the present invention, when the motherboard is hot-plugged with the backplane, power is supplied to the motherboard only after the motherboard and the backplane are fully connected, so as to ensure normal communication between the boards of each backplane and thus ensure the normal operation of the system. BRIEF DESCRIPTION OF THE DRAWINGS

[0037] In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the accompanying drawings required for the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings in the following description are only some embodiments of the present invention. For those of ordinary skill in the art, other accompanying drawings can be obtained based on these drawings without creative efforts.

[0038] Figure 1 FIG. is a schematic diagram of a power control circuit module provided by an embodiment of the present invention;

[0039] Figure 2 FIG. is a schematic diagram of the pins of a high-density connector;

[0040] Figure 3 FIG. is a schematic diagram of a power control circuit provided by an embodiment of the present invention;

[0041] Figure 4 FIG. is a schematic diagram of the shortest pin of the high-density connector grounded;

[0042] Figure 5 FIG. is a schematic diagram of a power control method provided by an embodiment of the present invention. DETAILED DESCRIPTION OF THE EMBODIMENTS

[0043] In order to make the objectives, technical solutions, and advantages of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some embodiments of the present invention, rather than all embodiments. All other embodiments obtained by those of ordinary skill in the art based on the embodiments of the present invention without creative efforts belong to the scope of protection of the present invention.

[0044] Unless otherwise defined, technical terms or scientific terms used in this disclosure shall have the ordinary meanings as understood by those of ordinary skill in the field to which this disclosure pertains. The terms "first", "second" and similar words used in this disclosure do not denote any order, quantity or importance, but are only used to distinguish different components. Similarly, words such as "a", "an" or "the" do not denote a limitation of quantity, but mean that there is at least one. The numbers in the accompanying drawings of the specification only represent the distinction of each functional component or module, and do not represent the logical relationship between the components or modules. Words such as "including" or "comprising" mean that the elements or objects appearing before this word cover the elements or objects listed after this word and their equivalents, without excluding other elements or objects. Words such as "connected" or "coupled" are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. Words such as "upper", "lower", "left", "right" are only used to represent relative positional relationships, and when the absolute position of the object being described changes, the relative positional relationship may also change accordingly.

[0045] Regarding the component symbols involved in the specification of this application, in the circuit diagram, they represent the types of components and distinguish each component, for example: R1, R2, C, etc.; in the corresponding formula, they represent the magnitudes of the corresponding physical quantities of the components, and are distinguished by italics, for example: the resistance value corresponding to resistor R1 is R1.

[0046] Next, various embodiments according to the present disclosure will be described in detail with reference to the accompanying drawings. It should be noted that in the drawings, the same reference numerals are assigned to components having substantially the same or similar structures and functions, and repeated descriptions thereof will be omitted.

[0047] In view of the problem in the prior art that in the hot plugging process of the main board and the backplane, the modules connected by longer pins at the rear end of the main board will be powered on and start working first, resulting in abnormal operation of the server system due to communication problems between the main board and other board components, the embodiments of the present invention provide a power control circuit and method, so that after the main board is fully connected to the backplane, the main board is powered on to ensure normal communication between the main board and other board cards, thereby maintaining the stability of the system.

[0048] In one embodiment, a schematic diagram of a power control circuit module is as Figure 1 shown, including: a control chip 1, a connection detection module 2, a logic module 3, a transistor T, a voltage dividing module 4, an electronic fuse 5, a first resistor R1, and a second resistor R2.

[0049] Among them, the electronic fuse is controlled by the enable port 53 to output on and off. The electronic fuse can also be configured with the protection values of the output current and voltage. When the output current is greater than the set value, or the voltage is too low or too high, the active port of the electronic fuse outputs to protect the backend circuit. In this embodiment, when the enable port 53 is connected to a high level, a power supply path is formed from the voltage input port 51 to the voltage output port 52; when the enable port 53 is connected to a low level, the power supply path from the voltage input port 51 to the voltage output port 52 is turned off.

[0050] The control chip 1 includes a control output port 11; the connection detection module 2 includes a connection output port 21; the logic control module 3 includes: a first logic port 31, a second logic port 32, and a third logic port 33; the transistor T includes: a first transistor pole T1, a second transistor pole T2, and a third transistor pole T3; the voltage division module 4 includes: a first voltage division port 41, a second voltage division port 42, and a third voltage division port 43; the electronic fuse 5 includes: a voltage input port 51 (IN terminal), a voltage output port 52 (OUT terminal), and an enable port 53 (EN terminal);

[0051] The control output port 11 is electrically connected to the first logic port 31; the connection output port 21 is electrically connected to the second logic port 32, and the second logic port 32 is also connected in series with the power supply V through the first resistor R1 CC in series; the third logic port 33 is electrically connected to the first transistor pole T1, and the third logic port 33 is also grounded after being connected in series with the second resistor R2; the first voltage division port 41 is connected to the power supply V CC and then electrically connected to the voltage input port 51 of the electronic fuse 5, the second voltage division port 42 is grounded after being electrically connected to the third transistor pole T3, and the third voltage division port 43 is electrically connected to the second transistor pole T2 and then electrically connected to the enable port 53 of the electronic fuse 5; the voltage output port 52 of the electronic fuse 5 is electrically connected to the backend circuit.

[0052] A high level is provided to the second logic port 32 through the first resistor R1. Combining with the connection detection module 2 with a low level as the effective output, the second logic port has the situation of inputting both high and low levels.

[0053] Under the action of the second resistor R2, the third logic port 33 obtains the ability to output a high level.

[0054] When a high level is input to the first transistor pole T1 of the transistor, the transistor T conducts, and the current can pass through the second transistor pole T2 and the third transistor pole T3 to the ground.

[0055] When the control chip 1 detects that the backend circuit of the electronic fuse 5 is powered by a battery, the control output port 11 outputs a high level;

[0056] When the connection detection module 2 detects that the high-density connector for connection is fully connected, the connection output port 21 outputs a low level.

[0057] Since the high-density connector has many pins, considering the convenience of plugging and unplugging, the pin lengths of the same high-density connector are designed with different length specifications to achieve the effect of saving effort. Figure 2 The length arrangement of a row of pins of the high-density connector is shown (only for indicating that the lengths of the pins are different from each other, rather than the only arrangement of the pins. The present application does not limit the specific arrangement of the pins with different lengths in the high-density connector).

[0058] A specific form of a power control circuit is as Figure 3 shown. Among them:

[0059] The logic module 3 includes: a first diode D1 and a second diode D2;

[0060] The anode of the first diode D1 serves as the first logic port 31;

[0061] The anode of the second diode D2 serves as the second logic port 32;

[0062] The cathodes of the first diode D1 and the second diode D2 are electrically connected and then serve as the third logic port 33.

[0063] When any one of the first diode D1 or the second diode D2 conducts, the third logic port 33 will output a high level.

[0064] The voltage dividing module 4 includes: a third resistor R3 and a fourth resistor R4;

[0065] One end of the third resistor R3 serves as the first voltage dividing port 41;

[0066] One end of the fourth resistor R4 serves as the second voltage dividing port 42;

[0067] The other ends of the third resistor R3 and the fourth resistor R4 are electrically connected and then serve as the third voltage dividing port 43.

[0068] The third resistor R3 and the fourth resistor R4 divide the power supply voltage to obtain the input level of the enable port 53. When the transistor T is turned off, the input of the enable port 53 is a high level; when the transistor T is turned on, the power supply passes through the third resistor R3, through the transistor T and conducts to the ground, and the input of the enable port 53 is a low level.

[0069] The transistor T is an N-channel enhancement type MOSFET;

[0070] The first pole T1 of the transistor is the gate g, the second pole T2 of the transistor is the drain d, and the third pole T3 of the transistor is the source s.

[0071] The circuit further includes a fifth resistor R5;

[0072] One end of the fifth resistor R5 is electrically connected to the first logic port 31;

[0073] The other end of the fifth resistor R5 is grounded.

[0074] Under the action of the fifth resistor R5, the first logic port is provided with the condition for receiving a low-level input.

[0075] When the high-density connector is fully connected, the connection output port 21 of the connection detection module 2 is electrically connected to the pin with the first length in the high-density connector.

[0076] The high-density connector includes one or more pins with the first length;

[0077] The pin with the first length is grounded.

[0078] The first length is the shortest length of the pins in the high-density connector.

[0079] Figure 4 It shows that in a high-density connector, all the pins with the shortest length are grounded.

[0080] In another embodiment, a power control method is provided, which is applied to a power control circuit described in the first aspect above. As Figure 5 shown, the method includes:

[0081] S100: Determine whether the backend circuit is powered by a battery;

[0082] If the result of determining whether the backend circuit is powered by a battery is no, then execute S200: Output a low level from the control output port 11, and detect whether the high-density connector is fully connected by the connection detection circuit 2;

[0083] If the result of detecting whether the high-density connector is fully connected by the connection detection circuit 2 is yes, then execute S300: Output a low level from the connection output port 21;

[0084] S400: Enable the enable port 53 of the electronic fuse 5, so that the power supply V CC Supplies power to the backend circuit connected to the voltage output port 52 of the electronic fuse 5.

[0085] If the result of detecting whether the high-density connector is fully connected by the connection detection circuit 2 is no, or the result of determining whether the circuit is powered by a battery is yes, the control chip output terminal outputs a high level;

[0086] Disable the enable port of the electronic fuse 5;

[0087] Cut off the power supply VCC The power supply path for the backend circuit connected to the voltage output port 52 of the electronic fuse 5.

[0088] By implementing a power control circuit and method disclosed in an embodiment of the present invention, when the motherboard is hot-plugged into the backplane, the motherboard is powered on only after the motherboard and the backplane are fully connected, so as to ensure normal communication between the boards of each backplane and thus ensure the normal operation of the system.

[0089] All of the above optional technical solutions can be combined arbitrarily to form optional embodiments of the present invention, which will not be elaborated one by one here.

[0090] Embodiment 1

[0091] The following describes Figure 1 , and elaborates a power control circuit, which includes: a control chip 1, a connection detection module 2, a logic module 3, a transistor T, a voltage division module 4, an electronic fuse 5, a first resistor R1, and a second resistor R2;

[0092] The control chip 1 includes a control output port 11; the connection detection module 2 includes a connection output port 21; the logic control module 3 includes: a first logic port 31, a second logic port 32, and a third logic port 33; the transistor T includes: a transistor first pole T1, a transistor second pole T2, and a transistor third pole T3; the voltage division module 4 includes: a first voltage division port 41, a second voltage division port 42, and a third voltage division port 43; the electronic fuse 5 includes: a voltage input port 51, a voltage output port 52, and an enable port 53;

[0093] The control output port 11 is electrically connected to the first logic port 31; the connection output port 21 is electrically connected to the second logic port 32, and the second logic port 32 is also connected in series with the power supply V CC ; the third logic port 33 is electrically connected to the transistor first pole T1, and the third logic port 33 is also grounded after being connected in series with the second resistor R2; the first voltage division port 41 is connected to the power supply V CC and then electrically connected to the voltage input port 51 of the electronic fuse 5, the second voltage division port 42 is electrically connected to the transistor third pole T3 and then grounded, and the third voltage division port 43 is electrically connected to the transistor second pole T2 and then electrically connected to the enable port 53 of the electronic fuse 5; the voltage output port 52 of the electronic fuse 5 is electrically connected to the backend circuit;

[0094] When the control chip 1 detects that the backend circuit of the electronic fuse 5 is powered by a battery, the control output port 11 outputs a high level;

[0095] When the connection detection module 2 detects that the high-density connector for connection is fully connected, the connection output port 21 outputs a low level.

[0096] Embodiment 2

[0097] Another power control circuit has a specific form as Figure 3 shown.

[0098] In one embodiment, a schematic diagram of a power control circuit module is as Figure 1 shown, including: control chip 1, connection detection module 2, logic module 3, transistor T, voltage division module 4, electronic fuse 5, first resistor R1, second resistor R2;

[0099] The control chip 1 includes a control output port 11; the connection detection module 2 includes a connection output port 21; the logic control module 3 includes: a first logic port 31, a second logic port 32, a third logic port 33; the transistor T includes: a first transistor pole T1, a second transistor pole T2, a third transistor pole T3; the voltage division module 4 includes: a first voltage division port 41, a second voltage division port 42, a third voltage division port 43; the electronic fuse 5 includes: a voltage input port 51, a voltage output port 52, an enable port 53;

[0100] The control output port 11 is electrically connected to the first logic port 31; the connection output port 21 is electrically connected to the second logic port 32, and the second logic port 32 is also connected in series with the power supply V CC through the first resistor R1; the third logic port 33 is electrically connected to the first transistor pole T1, and the third logic port 33 is also grounded after being connected in series with the second resistor R2; the first voltage division port 41 is connected to the power supply V CC and then electrically connected to the voltage input port 51 of the electronic fuse 5, the second voltage division port 42 is electrically connected to the third transistor pole T3 and then grounded, the third voltage division port 43 is electrically connected to the second transistor pole T2 and then electrically connected to the enable port 53 of the electronic fuse 5; the voltage output port 52 of the electronic fuse 5 is electrically connected to the backend circuit;

[0101] When the control chip 1 detects that the backend circuit of the electronic fuse 5 is powered by a battery, the control output port 11 outputs a high level;

[0102] When the connection detection module 2 detects that the high-density connector for connection is fully connected, the connection output port 21 outputs a low level.

[0103] The logic module 3 includes: a first diode D1, a second diode D2;

[0104] The anode of the first diode D1 serves as the first logic port 31;

[0105] The anode of the second diode D2 serves as the second logic port 32;

[0106] The cathode of the first diode D1 is electrically connected to the cathode of the second diode D2 and serves as the third logic port 33.

[0107] The voltage dividing module 4 includes: a third resistor R3 and a fourth resistor R4;

[0108] One end of the third resistor R3 serves as the first voltage dividing port 41;

[0109] One end of the fourth resistor R4 serves as the second voltage dividing port 42;

[0110] The other end of the third resistor R3 is electrically connected to the other end of the fourth resistor R4 and serves as the third voltage dividing port 43.

[0111] The transistor T is an N-channel enhancement type MOSFET;

[0112] The first pole T1 of the transistor is the gate g, the second pole T2 of the transistor is the drain d, and the third pole T3 of the transistor is the source s.

[0113] The circuit further includes a fifth resistor R5;

[0114] One end of the fifth resistor R5 is electrically connected to the first logic port 31;

[0115] The other end of the fifth resistor R5 is grounded.

[0116] When the high-density connector is fully connected, the connection output port 21 of the connection detection module 2 is electrically connected to the pin with the first length in the high-density connector.

[0117] The high-density connector includes one or more pins with the first length;

[0118] The pin with the first length is grounded.

[0119] The first length is the shortest length of the pins in the high-density connector.

[0120] Embodiment III

[0121] Next, in combination with Figure 5 , a power control method will be described.

[0122] In another embodiment, a power control method is provided, which is applied to a power control circuit described in the first aspect above. The method includes:

[0123] S100: Determine whether the backend circuit is powered by a battery;

[0124] If the result of determining whether the backend circuit is powered by a battery is negative, then execute S200: Output a low level from the control output port 11, and detect whether the high-density connector is fully connected by the connection detection circuit 2;

[0125] If the result of detecting whether the high-density connector is fully connected by the connection detection circuit 2 is yes, then execute S300: output a low level from the connection output port 21;

[0126] S400: Enable the enable port 53 of the electronic fuse 5 to supply power to the backend circuit connected to the voltage output port 52 of the electronic fuse 5 CC

[0127] If the result of detecting whether the high-density connector is fully connected by the connection detection circuit 2 is no, or the result of determining whether the circuit is powered by a battery is yes, then the output terminal of the control chip outputs a high level;

[0128] Disable the enable port of the electronic fuse 5;

[0129] Cut off the power supply V CC The power supply path to the backend circuit connected to the voltage output port 52 of the electronic fuse 5.

[0130] Specifically, according to the embodiments of the present application, the processes described above with reference to the flowchart can be implemented as computer software programs. For example, the embodiments of the present application include a computer program product, which includes a computer program loaded on a computer-readable medium. The computer program contains program codes for executing the methods shown in the flowchart. In such an embodiment, the computer program can be downloaded and installed from the network through a communication device, or installed from a memory, or installed from a ROM. When the computer program is executed by an external processor, the above functions defined in the methods of the embodiments of the present application are executed.

[0131] ​It should be noted that the computer-readable medium of the embodiments of the present application can be a computer-readable signal medium, a computer-readable storage medium, or any combination of the two. The computer-readable storage medium can be, for example, but not limited to, an electrical, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination of the above. More specific examples of the computer-readable storage medium can include, but are not limited to: an electrical connection with one or more wires, a portable computer disk, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disk read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the above. In the embodiments of the present application, the computer-readable storage medium can be any tangible medium that contains or stores a program, and the program can be used by or in combination with an instruction execution system, apparatus, or device. In the embodiments of the present application, the computer-readable signal medium can include a data signal propagated in a baseband or as part of a carrier wave, which carries computer-readable program code. Such a propagated data signal can take various forms, including but not limited to electromagnetic signals, optical signals, or any suitable combination of the above. The computer-readable signal medium can also be any computer-readable medium other than the computer-readable storage medium, and the computer-readable signal medium can send, propagate, or transmit a program for use by or in combination with an instruction execution system, apparatus, or device. The program code contained on the computer-readable medium can be transmitted by any suitable medium, including but not limited to: wires, optical cables, RF (Radio Frequency), etc., or any suitable combination of the above.

[0132] The above computer-readable medium can be included in the above server; or it can exist separately and not be assembled into the server. The above computer-readable medium carries one or more programs, and when the above one or more programs are executed by the server, the server is caused to: when detecting that the peripheral mode of the terminal is not activated, obtain the frame rate of the application on the terminal; when the frame rate meets the screen-off condition, determine whether the user is obtaining the screen information of the terminal; and in response to the determination result that the user is not obtaining the screen information of the terminal, control the screen to enter the immediate dimming mode.

[0133] Computer program code for performing the operations of the embodiments of the present application can be written in one or more programming languages or combinations thereof. The programming languages include object-oriented programming languages such as Java, Smalltalk, C++, and also include conventional procedural programming languages such as the "C" language or similar programming languages. The program code can be executed entirely on the user's computer, partially on the user's computer, executed as an independent software package, partially on the user's computer and partially on a remote computer, or entirely on a remote computer or server. In the case of a remote computer, the remote computer can be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or it can be connected to an external computer (e.g., by connecting through the Internet service provider via the Internet).

[0134] Each embodiment in this specification is described in a progressive manner. For the same or similar parts among the embodiments, reference can be made to each other. The key point of each embodiment is to illustrate the differences from other embodiments. In particular, for a system or system embodiment, since it is basically similar to the method embodiment, the description is relatively simple. For the relevant parts, reference can be made to the partial description of the method embodiment. The systems and system embodiments described above are merely illustrative. The units described as separate components may or may not be physically separated, and the components shown as units may or may not be physical units, that is, they may be located in one place or distributed to multiple network units. Some or all of the modules can be selected according to actual needs to achieve the purpose of the solution of this embodiment. A person of ordinary skill in the art can understand and implement it without creative work.

[0135] The technical solutions provided in this application have been introduced in detail above. Specific examples are used in this article to elaborate on the principles and implementation manners of this application. The description of the above embodiments is only used to help understand the method and its core idea of this application. At the same time, for those of ordinary skill in the art, based on the idea of this application, there will be changes in the specific implementation manners and application scopes. In summary, the content of this specification should not be construed as a limitation to this application.

[0136] The above are only the preferred embodiments of the present invention and are not intended to limit the present invention. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principle of the present invention shall be included in the protection scope of the present invention.

Claims

1. A power control circuit, characterized in that, The circuit includes: a control chip, a connection detection module, a logic module, a transistor, a voltage dividing module, an electronic fuse, a first resistor, and a second resistor; The control chip includes a control output port; the connection detection module includes a connection output port; the logic module includes: a first logic port, a second logic port, and a third logic port; the transistor includes: a first transistor pole, a second transistor pole, and a third transistor pole; the voltage dividing module includes: a first voltage dividing port, a second voltage dividing port, and a third voltage dividing port; the electronic fuse includes: a voltage input port, a voltage output port, and an enable port; The control output port is electrically connected to the first logic port; the connection output port is electrically connected to the second logic port, and the second logic port is also connected in series with the power supply through the first resistor; the third logic port is electrically connected to the first transistor pole, and the third logic port is also grounded after being connected in series with the second resistor; the first voltage dividing port is connected to the power supply and then electrically connected to the voltage input port, the second voltage dividing port is electrically connected to the third transistor pole and then grounded, the third voltage dividing port is electrically connected to the second transistor pole and then electrically connected to the enable port; the voltage output port is electrically connected to the backend circuit; When the control chip detects that the backend circuit is powered by a battery, the control output port outputs a high level; When the connection detection module detects that the high-density connector for connection is fully connected, the connection output port outputs a low level.

2. The power control circuit according to claim 1, characterized in that, The logic module includes: a first diode and a second diode; The anode of the first diode serves as the first logic port; The anode of the second diode serves as the second logic port; The cathodes of the first diode and the second diode are electrically connected and serve as the third logic port.

3. The power control circuit according to claim 1, characterized in that, The voltage dividing module includes: a third resistor and a fourth resistor; One end of the third resistor serves as the first voltage dividing port; One end of the fourth resistor serves as the second voltage dividing port; The other ends of the third resistor and the fourth resistor are electrically connected and serve as the third voltage dividing port.

4. A power control circuit according to claim 1, characterized in that, The transistor is an N-channel enhancement-mode MOSFET; The first transistor pole is the gate, the second transistor pole is the drain, and the third transistor pole is the source.

5. A power control circuit according to claim 1, characterized in that, The circuit further includes a fifth resistor; The control output port is grounded after being connected in series with the fifth resistor.

6. A power control circuit according to claim 1, wherein, When the high-density connector is fully connected, the connection output port of the connection detection module forms an electrical connection with the pin with a first length in the high-density connector.

7. A power control circuit according to claim 6, characterized in that, The high-density connector includes one or more pins with a first length; The pin with a first length is grounded.

8. A power control circuit according to claim 7, characterized in that, The first length is the shortest length of the pins in the high-density connector.

9. A power control method, which is applied to a power control circuit according to any one of claims 1-8, characterized in that The method includes: Determining whether the backend circuit is powered by a battery; If the result of determining whether the backend circuit is powered by a battery is negative, the control output port outputs a low level, and the connection detection circuit detects whether the high-density connector is fully connected; If the result of detecting whether the high-density connector is fully connected by the connection detection circuit is yes, a low level is output by the connection output port; Enable the enable port to supply power from the power supply to the backend circuit connected to the voltage output port.

10. A power control method according to claim 9, characterized in that, If the result of detecting whether the high-density connector is fully connected by the connection detection circuit is no, or the result of determining whether the circuit is powered by a battery is yes, a high level is output by the output terminal of the control chip; Turn off the enable port; Cut off the power supply path from the power supply to the backend circuit connected to the voltage output port.

Citation Information

Patent Citations

  • Overtemperature protection circuit of a two-stage power board and a server system

    CN109274067A

  • Cable insertion detection circuit

    CN211979174U