Chip and consumables box
By setting a clock signal in the chip and synchronizing it with the printer clock signal, the problem of false detection in consumable cartridge installation detection and short circuit detection is solved, and the detection accuracy and print quality are improved.
Patent Information
- Application Number
- CN202311150199.1
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Priority Date
- 2023-01-18
- Filing Date
- 2023-09-06
- Publication Date
- 2025-09-23
- Estimated Expiration
- 2043-09-06
AI Technical Summary
In the prior art, when the consumables box is installed in the printer and undergoes installation detection and short circuit detection, misdetection is likely to occur, resulting in a failed test result.
A clock signal is set in the chip, and the clock signal cycle of the chip is synchronized with the clock signal cycle inside the printer by checking and/or updating the clock signal cycle to ensure the accuracy of the detection.
The accuracy of the clock signal, the accuracy of the chip output signal time and the accuracy of the printer detection are improved, thereby improving the printing quality.
Smart Images

Figure CN117261442B_ABST
Abstract
Description
[0001] This application claims priority from the following Chinese patent applications:
[0002] Priority to the Chinese patent application No. 202222371164.8, filed with the State Intellectual Property Office on September 6, 2022, entitled “A chip and ink cartridge using the same”; priority to the Chinese patent application No. 202211111787.X, filed with the State Intellectual Property Office on September 13, 2022, entitled “A chip and consumable box”; priority to the Chinese patent application No. 202211132049.3, filed with the State Intellectual Property Office on September 16, 2022, entitled “A chip and consumable box”; priority to the Chinese patent application No. 202211152769.6, filed with the State Intellectual Property Office on September 21, 2022, entitled “A chip and consumable box”; priority to the Chinese patent application No. 202211152769.6, filed with the State Intellectual Property Office on October 19, 2022 The priority right is to the Chinese patent application filed with the State Intellectual Property Office with application number 202222759334.X and application name “Chip and printing consumables using the same”; the priority right is to the Chinese patent application filed with the State Intellectual Property Office on October 18, 2022 with application number 202211277300.5 and application name “Chip and printing consumables using the same”; the priority right is to the Chinese patent application filed with the State Intellectual Property Office on November 11, 2022 with application number 202211414694.4 and application name “A chip and printing consumables”; the priority right is to the Chinese patent application filed with the State Intellectual Property Office on January 18, 2023 with application number 202320433858.1 and application name “A chip and consumables box”; all or part of the contents are incorporated by reference into this application. Technical Field
[0003] The present application relates to the technical field of inkjet printers, and in particular to a chip and a consumables box. Background Art
[0004] Printers are increasingly used in production and daily life. Consumable cartridges are components that require frequent replacement. A chip is a component of a consumable cartridge. For example, in the case of an ink cartridge, the chip stores information such as manufacturer, ink level, cartridge type, and ink color. The chip plays a crucial role in the proper functioning of inkjet printers.
[0005] Currently, after installing the consumables cartridge in the printer, the printer first performs an installation test (to see if the cartridge is properly installed) and a short-circuit test (to see if there's a short between the terminals on the chip). Specifically, the chip outputs the voltage value of the relevant signal at the corresponding test time based on the clock signal received from the printer. The printer then samples the voltage value of the relevant signal output by the chip at different times to determine if the voltage value is consistent with the preset value, thereby determining whether the installation test and short-circuit test results have passed.
[0006] However, when performing installation detection and short-circuit detection in the above manner, there may be cases of false detection, resulting in the installation detection or short-circuit detection being a failure when the installation detection and short-circuit detection should have been completed. Summary of the Invention
[0007] The present application provides a chip and consumables box to solve the problem that when performing installation detection and short-circuit detection in the current method, there is a situation of false detection, resulting in the installation detection or short-circuit detection result being a failure when the installation detection and short-circuit detection should be completed.
[0008] In a first aspect, the present application provides a chip, comprising:
[0009] A terminal group, used for electrically connecting to the printer, the terminal group including a first terminal, the first terminal being used for receiving a data signal sent by the printer, the data signal including a request signal, and the request signal including a high level and a low level;
[0010] A memory is used to store information. The memory includes a clock circuit and a processing device. The processing device records the moment when a high level is detected as a first moment, and records the moment when a low level is detected as a second moment. The processing device verifies the first clock signal cycle of the clock circuit based on the first moment and the second moment. The processing device determines whether to update the first clock signal cycle of the clock circuit based on the verification result to synchronize the first clock signal cycle with the second clock signal cycle of the printer.
[0011] Optionally, the processing device verifies the first clock signal period of the clock circuit based on the first moment and the second moment, including: obtaining a calibration value between the first clock signal period and the second clock signal period based on the first moment, the second moment and the first clock signal period; obtaining a predicted clock signal period corresponding to the second clock signal period based on the calibration value and the first clock signal period; determining a verification moment based on the second moment and the predicted clock signal period; and determining a verification result based on the verification moment.
[0012] Optionally, the verification result is determined based on the verification moment, including: at the verification moment, detecting whether the request signal is converted from a low level to a high level; determining the third moment as the moment when the request signal is detected to be converted from a low level to a high level; obtaining the difference between the verification moment and the third moment; and determining the verification result based on the difference.
[0013] Optionally, the verification result is determined based on the difference, including: if the difference is less than or equal to a first set threshold, determining the verification result as passed verification; if the difference is greater than the first set threshold, determining the verification result as failed verification.
[0014] Optionally, the processing device determines whether to update the first clock signal period of the clock circuit based on the verification result, including: if the verification result is that the verification is passed, and the difference is less than or equal to the second set threshold, then it is determined not to update the first clock signal period of the clock circuit, and the second set threshold is less than the first set threshold; if the verification result is that the verification is passed, and the difference is greater than the second set threshold, and the difference is less than or equal to the first set threshold, then it is determined to update the first clock signal period of the clock circuit, and the first clock signal period is updated to the predicted clock signal period; if the verification result is that the verification fails, then it is determined not to update the first clock signal period of the clock circuit.
[0015] Optionally, the chip further includes: a processing device outputting a corresponding level signal to the printer according to the request signal, so that the printer performs detection according to a voltage value corresponding to the level signal.
[0016] Optionally, the chip further includes: after the processing device determines not to update the first clock signal cycle of the clock circuit, the memory sends a low-level reset signal to the printer.
[0017] Optionally, the request signal is used to implement installation detection and short circuit detection of the consumable box; the moment of installation detection is the moment when the clock signal generated by the clock circuit is at a low level; the moment of short circuit detection is the moment when the clock signal generated by the clock circuit is at a high level.
[0018] Optionally, the terminal group also includes a third terminal, a fourth terminal and a fifth terminal; the third terminal is used to receive a power supply potential different from the ground potential and to receive the power supply voltage provided by the printer; the fourth terminal is used to reset the internal data of the memory, or to adjust the processing device to a responsive state; the fifth terminal is used to receive the ground potential.
[0019] Optionally, the chip further includes: the processing device records the moment when the high level is detected as before the first moment, receives the power supply voltage provided by the printer; receives a reset signal sent by the printer, and the reset signal is a high level.
[0020] In a second aspect, the present application provides a consumable box, on which the chip described in the first aspect of the present application is assembled.
[0021] The chip and consumables box provided by the present application include a chip including a terminal group and a memory, and the memory including a clock circuit and a processing device; a data signal sent by the printer is received through a first terminal included in the terminal group electrically connected to the printer, the data signal including a request signal, and the request signal including a high level and a low level; the processing device records the moment when the high level is detected as the first moment, and records the moment when the low level is detected as the second moment, and verifies the first clock signal cycle of the clock circuit according to the first moment and the second moment; and determines whether to update the first clock signal cycle of the clock circuit according to the verification result so that the first clock signal cycle is synchronized with the second clock signal cycle of the printer. Since the chip of the present application is provided with a clock circuit, the chip verifies and / or updates the clock signal cycle of the clock circuit according to the data signal received from the printer, so that the clock signal cycle of the chip is synchronized with the clock signal cycle inside the printer, which can prevent the occurrence of false detection caused by problems such as poor contact between the chip clock terminal and the printer, effectively improve the accuracy of the clock signal, the accuracy of the chip output signal time and the accuracy of the printer detection, and improve the printing quality. BRIEF DESCRIPTION OF THE DRAWINGS
[0022] In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, a brief introduction will be given below to the drawings required for use in the embodiments or the description of the prior art. Obviously, the drawings described below are some embodiments of the present application. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying any creative labor.
[0023] Figure 1 A schematic diagram of the structure of the ink cartridge to be installed on the installation portion;
[0024] Figure 2 Schematic diagram of the structure of the stylus portion;
[0025] Figure 3 is a schematic structural diagram of a first contact pin;
[0026] Figure 4 A schematic diagram of the structure of a chip provided in one embodiment of the present application;
[0027] Figure 5 A schematic structural diagram of a chip provided in another embodiment of the present application;
[0028] Figure 6 A schematic structural diagram of a chip provided in yet another embodiment of the present application;
[0029] Figure 7A schematic structural diagram of a chip provided in yet another embodiment of the present application;
[0030] Figure 8 A side structural diagram of a memory chip provided in one embodiment of the present application;
[0031] Figure 9 This is a timing diagram of signals input from a printer to a chip according to an embodiment of the present application;
[0032] Figure 10 A flowchart of a chip internal clock circuit period check provided in one embodiment of the present application;
[0033] Figure 11 This is a timing diagram of some signals input from the printer to the chip during chip verification provided by one embodiment of the present application;
[0034] Figure 12 This is a timing diagram of the signals output from the chip to the terminals when the chip passes verification according to an embodiment of the present application;
[0035] Figure 13 A timing diagram of signals output from the chip to the terminals when the chip fails verification according to an embodiment of the present application;
[0036] Figure 14 A schematic diagram of a consumables box provided in one embodiment of the present application;
[0037] Figure 15 This is a schematic structural diagram of a conventional chip according to a first additional example;
[0038] Figure 16 is a schematic diagram of the structure of a conventional chip according to a first additional example from another angle;
[0039] Figure 17 A schematic structural diagram of a chip provided in yet another embodiment of the first additional example;
[0040] Figure 18 A schematic structural diagram of a chip provided in yet another embodiment of the first additional example;
[0041] Figure 19 is a schematic diagram of the electrical structure of the first additional example embodiment 1;
[0042] Figure 20 is a flowchart of a short circuit detection process in the first additional embodiment;
[0043] Figure 21 is a timing diagram of signals input to terminals by the printer according to the first additional embodiment;
[0044] Figure 22 is a timing diagram of signals outputted to the terminals by the processing device in the first additional embodiment 1 under the condition of no short circuit and normal installation;
[0045] Figure 23 is a timing diagram of signals outputted to terminals by the processing device in the second embodiment;
[0046] Figure 24 is a timing diagram of signals outputted from a processing device to a terminal in a third embodiment;
[0047] Figure 25 is a timing diagram of signals outputted to terminals by another processing device in specific embodiment 3;
[0048] Figure 26 is a timing diagram of signals outputted to terminals by the processing device in the fourth embodiment;
[0049] Figure 27 is a schematic diagram of the electrical structure of the second embodiment of the first additional example;
[0050] Figure 28 is a circuit structure diagram of a control unit of the first additional example embodiment 2 specific implementation method 1;
[0051] Figure 29 is a circuit structure diagram of another control unit of the specific implementation method 1 of the first additional example 2;
[0052] Figure 30 is a flow chart of a short circuit detection process in a first embodiment of the present invention;
[0053] Figure 31 is a partial flow chart of the short circuit detection process in the second mode of the first specific implementation mode;
[0054] Figure 32 is a timing diagram of the output to the terminal by the processing device of the second mode of the specific embodiment 1;
[0055] Figure 33 is a timing diagram of the processing device outputting to the terminal in the second embodiment;
[0056] Figure 34 is a flowchart of a short circuit detection process in the third embodiment of the first additional example;
[0057] Figure 35 is a timing diagram of the output to the terminal by the processing device of the first additional example third embodiment;
[0058] Figure 36 is a flow chart of the short circuit detection process performed in the fourth embodiment of the first additional example;
[0059] Figure 37 is a flow chart of the short circuit detection process performed in the fifth additional embodiment of the first embodiment;
[0060] Figure 38 is a flowchart of the short circuit detection process performed in the first additional example embodiment 6;
[0061] Figure 39 is an electrical structure diagram of the second additional embodiment 1;
[0062] Figure 40 is a flow chart of the chip during the detection process of the second additional example embodiment 1;
[0063] Figure 41 is an electrical structure diagram of the second additional example embodiment 2;
[0064] Figure 42 is a flow chart of the chip during the detection process of the second additional example embodiment 2;
[0065] Figure 43 is an electrical structure diagram of the second additional example embodiment 3;
[0066] Figure 44 is a timing diagram of signals output from the chip to the terminals in the first embodiment of the second additional example third embodiment;
[0067] Figure 45 is a timing diagram of signals output from the chip to the terminals in the second embodiment of the second additional example third;
[0068] Figure 46 A schematic diagram of a chip provided in the first embodiment of the third additional example;
[0069] Figure 47 A schematic diagram of the structure of a consumables box provided in the first embodiment of the third additional example;
[0070] Figure 48 A schematic diagram of the chip and consumables box installation status provided in the first embodiment of the third additional example;
[0071] Figure 49 for Figure 48 Schematic diagram of the projection of the chip terminals;
[0072] Figure 50 Schematic diagram of the electrical connection between the chip and the contact pin;
[0073] Figure 51 A block diagram of the connection between multiple consumables boxes and printer circuits provided in the first embodiment of the third additional example;
[0074] Figure 52 for Figure 51 A block diagram of the connection between a single consumable box and the printer circuit;
[0075] Figure 53 A flowchart of a process performed by a consumable cartridge in the installation state determination process provided in the first additional embodiment of the third embodiment;
[0076] Figure 54 A flowchart of a process executed by a printer in the installation status determination process provided in the first additional embodiment of the third embodiment;
[0077] Figure 55 A timing diagram of the installation status determination printer outputting a request signal provided in the first embodiment of the third additional example;
[0078] Figure 56 A timing diagram of the output of the first response signal and the second response signal by the consumable box for determining the installation status provided in the first additional embodiment of the third embodiment;
[0079] Figure 57 A timing diagram of the output of the first response signal and the second response signal by the installation status determination consumable box under the condition of interference from the external environment provided in the first embodiment of the third additional example;
[0080] Figure 58 A block diagram of the connection between a single consumables box and a printer circuit provided in the second embodiment of the third additional example;
[0081] Figure 59 A flowchart of a process executed by a printer in the installation status determination process provided in the second additional embodiment of the third embodiment;
[0082] Figure 60 A schematic diagram of the chip and consumables box installation status is provided for the fourth additional example embodiment 1;
[0083] Figure 61 A schematic diagram of a chip structure provided in the first embodiment of the fourth additional example;
[0084] Figure 62 This is a schematic diagram of the electrical connection between the chip and the printer contact pins;
[0085] Figure 63 A block diagram of the connection between multiple consumables boxes and printer circuits provided in the first embodiment of the fourth additional example;
[0086] Figure 64 for Figure 63 A block diagram of the connection between a single consumable box and the printer circuit;
[0087] Figure 65 A flowchart of a process performed by a consumable cartridge in a procedure for determining an installed state or a short-circuit state provided in the first embodiment of the fourth additional example;
[0088] Figure 66 A flowchart of a process executed by a printer in a procedure for determining an installed state or a short-circuit state provided in the first additional embodiment of the fourth embodiment;
[0089] Figure 67A schematic diagram of a chip structure provided for the fourth additional example, embodiment 2;
[0090] Figure 68 A schematic diagram of the electrical connection between the chip and the printer contact pin portion provided in the fourth additional example, embodiment 2;
[0091] Figure 69 A block diagram of the connection between a single consumables box and a printer circuit provided in the fourth additional example, embodiment 2;
[0092] Figure 70 A timing diagram of the second embodiment of the fourth additional example when the printer outputs a request signal for determining the installation status;
[0093] Figure 71 A block diagram of the connection between multiple consumables boxes and printer circuits provided for a fifth additional embodiment;
[0094] Figure 72 for Figure 71 A block diagram of the connection between a single consumable box and the printer circuit;
[0095] Figure 73 A flowchart of a process performed by a consumable cartridge in a mounting state determination process provided for a fifth additional embodiment;
[0096] Figure 74 This is a flowchart of the processing performed by the printer in the installation status determination processing provided for the fifth additional embodiment. DETAILED DESCRIPTION
[0097] To make the purpose, technical solutions, and advantages of the embodiments of this application more clear, the technical solutions in the embodiments of this application will be clearly and completely described below in conjunction with the drawings in the embodiments of this application. Obviously, the described embodiments are part of the embodiments of this application, not all of the embodiments. Based on the embodiments in this application, all other embodiments obtained by ordinary technicians in this field without making creative efforts are within the scope of protection of this application.
[0098] It should be noted that the user information (including but not limited to user device information, user personal information, etc.) and data (including but not limited to data used for analysis, stored data, displayed data, etc.) involved in this application are all information and data authorized by the user or fully authorized by all parties, and the collection, use and processing of relevant data must comply with the relevant laws, regulations and standards of relevant countries and regions, and provide corresponding operation entrances for users to choose to authorize or refuse.
[0099] The consumable cartridge is a frequently replaced component of a printer, and the chip is a component of the consumable cartridge. A consumable cartridge can be an ink cartridge, toner cartridge, or ribbon. The chip can be a chip attached to an ink cartridge, toner cartridge, or ribbon. Currently, after the consumable cartridge is installed in the printer, during installation and short-circuit testing, the chip in the consumable cartridge outputs voltage values of relevant signals at corresponding test times based on the clock signal received from the printer. The printer collects the voltage values of the relevant signals output by the chip at different times and determines whether these voltage values match preset values, thereby determining whether the installation and short-circuit tests have passed. However, problems such as poor contact between the chip's clock terminal and the printer can cause errors in the clock signal received by the chip from the printer. Because the chip deviates from the timing of clock signal collection, the timing and value of the output signal differ from the preset values, leading to false detections. This can result in a failed installation or short-circuit test when the installation and short-circuit tests should have completed.
[0100] Based on the above problems, the present application provides a chip and a consumable box, in which a clock signal is set in the chip. The chip checks and / or updates the clock signal period according to the data signal received from the printer, so that the clock signal period of the chip is synchronized with the clock signal period inside the printer, thereby improving the accuracy of the clock signal, the accuracy of the chip output signal time, and the accuracy of the printer detection, thereby improving the printing quality.
[0101] The following text uses the consumable cartridge, which is an ink cartridge, as an example to explain the corresponding content.
[0102] Figure 1 This is a diagram showing how the ink cartridge is to be installed on the mounting portion. Figure 1 As shown, the mounting portion 90 is a component of the printer, used to hold multiple or a single ink cartridge 10. The ink cartridge 10 is removably mounted in the mounting portion 90 along the mounting direction P. When the ink cartridge 10 is used, it needs to be replaced with a new one. The ink cartridge 10 includes a chip 20, a handle 30, an ink outlet 40, and a cartridge body 50. The mounting portion 90 has a stylus portion 91, an ink supply portion 92, an opening 95, and a bottom wall 90a. The ink cartridge 10 is installed into the mounting portion 90 through the opening 95 along the mounting direction P. At this time, the ink cartridge body 50 has the surface facing the first side wall 90c of the mounting portion 90 as the front surface.
[0103] Ink is stored in the cartridge body 50. The ink reaches the ink supply portion 92 through the ink outlet 40, and the ink supply portion 92 can then supply the ink to the print head, so that the ink can be used to perform printing. The chip 20 has a terminal group 130, which can contact and electrically connect with the contact pins 91a of the contact pin portion 91 for mutual transmission of electrical signals. The handle 30 is used to fix the ink cartridge 10 to the mounting portion 90 to prevent the ink cartridge 10 from detaching from the mounting portion 90. A three-dimensional rectangular coordinate system, i.e., an XYZ axis coordinate system, is set. The three-dimensional rectangular coordinate system of the ink cartridge 10 is consistent with the three-dimensional rectangular coordinate system of the mounting portion 90. The direction in which the ink cartridge 10 is installed on the mounting portion 90 is the -Z axis direction (i.e., the installation direction P), and the direction in which the ink cartridge 10 detaches from the mounting portion 90 is the +Z axis direction. The opening 95 is located in the +Z axis direction, and the bottom wall 90a is located in the -Z axis direction. Generally, the printer is placed flat on an office desktop or a printing table, with the opening 95 of the mounting portion 90 located above the direction of gravity and the bottom wall 90a located below the direction of gravity, thereby facilitating the user to install or remove the ink cartridge 10. Furthermore, the mounting portion 90 can carry multiple or one ink cartridge 10 and has multiple or one mounting positions. For example, when the mounting portion 90 can carry four ink cartridges 10, the four ink cartridges can store four different colors of ink, such as black, yellow, blue, and red. For another example, when the mounting portion 90 can carry six ink cartridges 10, the six ink cartridges 10 respectively store black, yellow, blue, red, light blue, and light red inks. The terminal group 130 has multiple terminals.
[0104] In this embodiment, the mounting portion 90 is a component approximately rectangular or cube-shaped with an opening 95. The inner sidewalls and bottom wall 90a of the mounting portion 90 constitute the mounting position. The stylus portion 91 is mounted on the first sidewall 90c of the mounting portion 90. The mounting positions are arranged sequentially along the Y-axis, with four mounting positions arranged sequentially along the Y-axis. The direction perpendicular to both the Y-axis and the Z-axis is the X-axis direction, with the direction from the interior of the mounting portion 90 toward the stylus portion 91 being the +X-axis direction. The +X-axis is perpendicular to the first sidewall 90c. When viewed along the +X-axis direction, when the +Z-axis is at the top, the +Y-axis direction is on the left side of the YZ plane.
[0105] Figure 2 It is a structural diagram of the stylus part. Figure 2 As shown, based on Figure 1The stylus portion 91 comprises a base 910 and a plurality of styluses 91a mounted on the base 910, namely, first stylus 911 through fifth stylus 915. The styluses are thin metal sheets that conduct electricity and are resistant to wear. The base 910 has a plurality of slits 981-985. Slits 981, 982, 983, 984, and 985 correspond to styluses 911, 912, 913, 914, and 915, respectively. Each of the slits 981-985 is U-shaped, with a slit opening in the +Z-axis direction. The styluses 911-915 are installed into the slits 981-985 along the -Z-axis direction through the slit opening. Specifically, the first stylus 911 is installed into the first slit 981 along the -Z-axis direction through the slit opening. The installation method for the second stylus 912 through the fifth stylus 915 is similar and will not be repeated here.
[0106] During the operation of the inkjet printer, one side of each of the first contact pin 911 to the fifth contact pin 915 is connected to the main circuit of the inkjet printer through the circuit inside the mounting portion 90, and the other side is connected to the chip 20. The structures of the first contact pin 911 to the fifth contact pin 915 are the same. Taking the first contact pin 911 as an example, Figure 3 is a schematic diagram of the structure of the first contact pin, as shown in Figure 3 As shown, the first contact pin 911 is divided into a first portion 911a, a second portion 911b, and a third portion 911c. The first portion 911a or the third portion 911c is used to connect to the chip 20, the second portion 911b is used to connect to the internal circuit of the inkjet printer, and the third portion 911c is connected to the first portion 911a and the second portion 911b.
[0107] The third portion 911c is located in the +Z direction of the first stylus 911. The first stylus 911 is secured to the first slit 981 via the third portion 911c or a portion thereof (e.g., the horizontal portion 911h of the third portion 911c). The first portion 911a and the second portion 911b are located at the ends of the first stylus 911 in the -Z direction, allowing them to elastically deform and easily return to their original shape after deformation. The first portion 911a of the first stylus 911 is located in the -X direction, while the second portion 911b is located in the +X direction. The first portion 911a and the second portion 911b protrude from the base 910, while the third portion 911c does not. Furthermore, the first portion 911a and the second portion 911b protrude from the base 910 in the X-axis direction. The base 910 is located between the first portion 911a and the second portion 911b, with the first portion 911a being closer to the mounting position than the second portion 911b. The third portion 911c is divided into a first vertical portion 911k and a second vertical portion 911j, which are perpendicular to the X-axis direction, and a horizontal portion 911h, which is parallel to the X-axis direction. The horizontal portion 911h connects the first vertical portion 911k and the second vertical portion 911j. The first vertical portion 911k and the second vertical portion 911j extend in a direction parallel to the installation direction of the ink cartridge to the mounting portion (i.e., the Z-axis direction). The first vertical portion 911k is closer to the mounting location than the second vertical portion 911j. The end of the first vertical portion 911k is connected to the first portion 911a, and the end of the second vertical portion 911j is connected to the second portion 911b. The horizontal portion 911h, or the first vertical portion 911k and the second vertical portion 911j, is fixed to the first slit 981 in the +Z-axis direction. The first portion 911a is the ridge region, the first vertical portion 911k is the vertical region, the second portion 911b is another ridge region, and the second vertical portion 911j is another vertical region. The second through fifth styluses 912 through 915 have the same arrangement and structure as the first stylus 911, and their detailed illustrations and description will not be provided here.
[0108] Figure 4 This is a schematic diagram of the structure of a chip provided in one embodiment of the present application. Figure 4 As shown, the chip 20 of the embodiment of the present application includes: a terminal group 130 and a memory 110. Among them:
[0109] The terminal group 130 is used to electrically connect to the printer. The terminal group 130 includes a first terminal 131. The first terminal 131 is used to receive a data signal sent by the printer. The data signal includes a request signal. The request signal includes a high level and a low level.
[0110] The memory 110 is used to store information. The memory 110 includes a clock circuit 115 and a processing device 112. The processing device 112 records the moment when the data signal (specifically, the request signal) sent by the printer is detected to be at a high level as a first moment, and records the moment when the data signal (specifically, the request signal) sent by the printer is detected to be at a low level as a second moment; the processing device 112 verifies the first clock signal period of the clock circuit based on the first moment and the second moment; the processing device 112 determines whether to update the first clock signal period of the clock circuit based on the verification result so that the first clock signal period is synchronized with the second clock signal period of the printer.
[0111] In this embodiment, the terminal group 130 is electrically connected to the printer. Preferably, the terminal group 130 is in electrical contact with the printer. Specifically, the terminal group 130 includes a plurality of terminals, and each terminal in the terminal group 130 has a contact portion, which is the most likely contact area of the stylus on the terminal when the ink cartridge is installed on the printer. The terminal group 130 includes a first terminal 131, which can also be called a data terminal, and is used to send or receive a data signal (such as represented by SDA). The data signal sent by the printer received by the first terminal 131 includes a request signal (such as represented by RS). The request signal is used to implement installation detection and short circuit detection of the ink cartridge by the printer, and the request signal includes a high level and a low level. Furthermore, the shape of the terminals in the terminal group 130 can be, for example, rectangular, square, circular, trapezoidal or other irregular shapes. This embodiment does not limit the shape of the terminals.
[0112] The memory 110 is used to store, for example, manufacturer information, ink level information, cartridge type information, and ink color information. When the ink cartridge is installed in the printer's installation, data transmission, confirmation, and data exchange between the memory 110 and the printer are achieved through the connection between the terminal block 130 and the printer's contact pins.
[0113] For example, the first terminal 131 receives the data signal sent by the printer, and accordingly, the processing device 112 in the memory detects the data signal. When the processing device 112 detects that the data signal is high, it sends a low-level signal to the first terminal 131 and records the first moment (for example, using T SDA1 1); when the processing device 112 detects that the data signal is at a low level, the driving state is set to high impedance, and the second moment is recorded (for example, T SDA12). The processing device 112 verifies the first clock signal period of the clock circuit 115 based on the first moment and the second moment. For details on how to verify the first clock signal period of the clock circuit 115 based on the first moment and the second moment, please refer to the subsequent embodiments. Based on the verification result, the processing device 112 determines whether to update the first clock signal period of the clock circuit 115 to synchronize the first clock signal period with the second clock signal period of the printer. For example, if the verification result is a pass, the first clock signal period of the clock circuit 115 may not be updated; if the verification result is a fail, the first clock signal period of the clock circuit 115 is updated to synchronize the first clock signal period with the second clock signal period of the printer, thereby enabling the printer to accurately perform installation detection and short circuit detection.
[0114] The chip provided in an embodiment of the present application includes a terminal group and a memory, the memory including a clock circuit and a processing device; a data signal sent by the printer is received through a first terminal included in the terminal group electrically connected to the printer, the data signal including a request signal, and the request signal including a high level and a low level; the processing device records the moment when the high level is detected as a first moment, and records the moment when the low level is detected as a second moment, verifies the first clock signal period of the clock circuit based on the first moment and the second moment; and determines whether to update the first clock signal period of the clock circuit based on the verification result to synchronize the first clock signal period with the second clock signal period of the printer. Because the chip of the embodiment of the present application is provided with a clock circuit, the chip verifies and / or updates the clock signal period of the clock circuit based on the data signal received from the printer, so that the clock signal period of the chip is synchronized with the clock signal period inside the printer, which can prevent the occurrence of false detection caused by problems such as poor contact between the chip clock terminal and the printer, effectively improve the accuracy of the clock signal, the accuracy of the chip output signal time, and the accuracy of the printer detection, thereby improving printing quality.
[0115] Based on the above embodiments, refer to 5. Figure 6 and Figure 7Figure 2 shows the appearance of chip 20, wherein chip 20 includes memory 110, substrate 120, and terminal group 130. Memory 110 and terminal group 130 are disposed on substrate 120. Memory 110 is used to store information such as manufacturer information, ink volume information, ink cartridge type information, and ink color. When the ink cartridge is installed in the installation portion of the printer, data transmission, confirmation, and data exchange between memory 110 and the printer are achieved through the connection between terminal group 130 and the printer contact pins. Substrate 120 has a front surface 120a, a rear surface 120b, a left side 120c, a right side 120d, a top surface 120e, and a bottom surface 120f. Among them, the front surface 120a is arranged opposite to the rear surface 120b, and the front surface 120a is located on the +X side of the rear surface 120b; the left side 120c is arranged opposite to the right side 120d, and the left side 120c is located on the -Y axis side of the right side 120d; the top surface 120e and the bottom surface 120f are arranged opposite to each other, and the top surface 120e is located on the +Z axis side of the bottom surface 120f.
[0116] A terminal group 130 is provided on the front surface 120a. Optionally, the terminal group 130 further includes a third terminal 133, a fourth terminal 134 and a fifth terminal 135. For example, referring to 5, Figure 6 and Figure 7 As shown, along the -Z axis, the first terminal 131 and the fourth terminal 134 are arranged in the first row, with the fourth terminal 134 located on the +Y axis side of the first terminal 131. The third terminal 133 and the fifth terminal 135 are arranged in the second row, with the fifth terminal 135 located on the +Y axis side of the third terminal 133. The first row is located on the +Z axis side of the second row. The functions and roles of each terminal are as follows: the first terminal 131 (data terminal) is used to transmit or receive a data signal (SDA); the third terminal 133 (power terminal) is used to receive a power supply potential different from the ground potential (e.g., 3.6V / 3.3V) and the power supply voltage provided by the printer, that is, the third terminal 133 provides power for the operation of the memory 110; the fourth terminal 134 (reset terminal) is used to reset the data within the memory 110 or to enable the processing device 112 to be responsive; the fifth terminal 135 (ground terminal) is used to receive a ground potential. Each terminal has a contact portion. First terminal 131 has a first contact portion C11, third terminal 133 has a third contact portion C13, fourth terminal 134 has a fourth contact portion C14, and fifth terminal 135 has a fifth contact portion C15. The contact portion is the area on the terminal where the contact pins are most likely to make contact when the ink cartridge is installed in the printer. Each contact portion is indicated by shading in the figure.
[0117] The memory 110 may be provided on any one or more of the front surface 120a to the bottom surface 120f. Preferably, the memory 110 is provided on the rear surface 120b. Figure 1 and Figure 5 As shown, when the ink cartridge 10 is installed in the printer installation part in the installation direction of direction P, in direction P, the top surface 120e and the bottom surface 120f are arranged relative to each other, and the bottom surface 120f is arranged in the front end side direction of direction P. This embodiment does not limit the specific shape structure of the chip 20, and those skilled in the art can set it according to specific design requirements. For example, the chip 20 can be set to a rectangular structure, a cut-corner rectangular structure, a rounded rectangular structure, a T-shaped structure, a trapezoidal structure or a parallelogram structure. In addition, this embodiment does not limit the position where the memory 110 is set. For example, the memory 110 can be set on the side of the chip 20 close to the rear end of direction P, or the memory 110 can be set on the side of the chip 20 close to the front end of direction P, or the memory 110 can be set in the middle of the chip 20. Those skilled in the art can set it according to specific design requirements, which will not be repeated here.
[0118] Chip 20 includes a first hole 121, a second hole 122, a third hole 123, and a fourth hole 124, all of which are through-holes in substrate 120. The first hole 121, the second hole 122, the third hole 123, and the fourth hole 124 extend through the front surface 120a and the back surface 120b of substrate 120. Chip 20 can be secured to the ink cartridge via any one or more of the first hole 121, the second hole 122, the third hole 123, and the fourth hole 124. Typically, a positioning post on the ink cartridge body engages with one or more of the first hole 121, the second hole 122, the third hole 123, and the fourth hole 124, which are then secured to the cartridge body using a hot soldering technique.
[0119] Figure 8 This is a side structural diagram of the memory of the chip provided in one embodiment of the present application. Figure 8 As shown, the memory 110 includes a package 116 and a processing device 112. The package 116 is generally made of black resin and is used to fix the processing device 112 on the substrate to prevent the processing device 112 from being damaged or destroyed.
[0120] Based on the above embodiments, Figure 2 and Figure 3As shown, the printer's main control unit is connected to the first through fifth contact pins 911, 915 via multiple wires, terminals, and the like. These wires include at least a reset line (e.g., LRST), a power line (e.g., LVDD), a data line (e.g., LSDA), and a ground line (e.g., LVSS). The main control unit transmits a reset signal to the chip's processing device via the reset line LRST (specifically, transmitted via the fourth terminal). The main control unit inputs a power supply voltage to the chip's processing device via the power line LVDD (specifically, transmitted via the third terminal). The main control unit inputs a data voltage SDA to the chip's processing device via the data line LSDA (specifically, transmitted via the first terminal). The reset signal (e.g., RST) and the data signal SDA are either high or low. A high level is represented by, for example, the code "H" or "1," while a low level is represented by, for example, the code "L" or "0." The reset signal RST ensures that the first terminal can receive the request signal RS, described later. When the reset signal RST is at a high level, the first terminal can receive the request signal RS; when the reset signal RST is at a low level, the first terminal cannot receive the request signal RS or does not respond to the request signal RS. The main control unit ensures that the chips of all ink cartridges installed in the installation unit are grounded via the ground line LVSS. The data signal SDA transmitted by the printer to different ink cartridges has different data. For example, if there are four ink cartridges installed in the installation unit, the data signals are represented by SDA1 to SDA4 respectively. However, the operating principles of the chips are generally the same. This embodiment uses SDA1 as an example to describe the operating principles of the chip of this application. The signal sent by the printer is correlated with the clock signal within the printer (for example, represented by SCK). Specifically, the data signal SDA sent by the printer is correlated with the clock signal SCK within the printer. The ink cartridge chip of this application mainly verifies whether the clock signal period of the chip's internal clock circuit is accurately synchronized with the clock signal period within the printer based on the data signal SDA sent by the printer.
[0121] The following describes the signal output of the main control unit after the power is turned on. Figure 9 This is a timing diagram of the signal input from the printer to the chip provided by an embodiment of the present application. Figure 9 As shown, the main control unit first sets the power supply voltage (e.g., VDD) to a high level. After a predetermined time has passed since the power supply voltage VDD reached the high level, the main control unit changes the reset signal RST from a low level to a high level. After a predetermined time has passed since the reset signal RST was set to the high level, the main control unit sends a request signal RS to the processing device. The request signal RS includes a first execution command A1, first identification data B1, first parity data C1, a second execution command A2, second identification data B2, and second parity data C2.
[0122] The request signal RS will be described in detail below. After the reset signal RST is set to a high level, the main control unit sends a first execution command A1 to the processing device during sub-periods D1 and D2 of a command cycle (e.g., CT or CMT). The command cycle CT includes a first period CT1 and a second period CT2. Each of the first and second periods CT1 and CT2 includes an execution command, identification data, and parity check data. The first execution command A1 is a 2-bit data instruction that instructs the main control unit to perform connection status determination processing. The main control unit generates the first execution command A1 by setting the voltage to a high level during sub-period D1 and to a low level during sub-period D2. Following the first execution command A1, the main control unit sends first identification data B1 to the processing device during sub-periods D3-D8. The first identification data B1 is a 6-bit data that identifies the different ink cartridges in the installation unit for which a response is requested. For example, 10A represents the first ink cartridge, 10B represents the second ink cartridge, 10C represents the third ink cartridge, and 10D represents the fourth ink cartridge, with cartridges 10A to 10D representing ink cartridges of different colors. In the first identification data B1, corresponding data is assigned to each of the chips on different ink cartridges. In the first identification data B1, sub-period D5 (also known as the "identification sub-period") corresponds to the fourth ink cartridge 10D, sub-period D6 (also known as the "identification sub-period") corresponds to the third ink cartridge 10C, sub-period D7 (also known as the "identification sub-period") corresponds to the second ink cartridge 10B, and sub-period D8 (also known as the "identification sub-period") corresponds to the first ink cartridge 10A. For example, the first identification data B1 transmitted to the processing device of the first ink cartridge 10A is at a high level in sub-period D8, and the remaining bits are at a low level. Furthermore, the identification sub-periods of different ink cartridges can be the same sub-period. After the first identification data B1, the main control unit sends the first parity data C1 to the processing device in sub-period D9. The first parity data C1 is 1-bit data. After the first parity data C1, the main control unit sends the second execution command A2 to the processing device. The second execution command A2 is the same data as the first execution command A1. After the second execution command A2, the main control unit transmits 6-bit second identification data B2 to the processing device. The second identification data B2 is the same as the first identification data B1. After the second identification data B2, the main control unit sends 1-bit second parity data C2 to the processing device.
[0123] Based on the above embodiments, Figure 10 The flowchart provided in one embodiment of the present application for checking the first clock signal period of the chip internal clock circuit is applied to the processing device included in the chip. Figure 10 As shown, this embodiment includes the following steps:
[0124] S1001. Receive power voltage provided by the printer.
[0125] This step can be understood as a starting stage. Specifically, the processing device first receives a power supply voltage VDD from the printer via the third terminal.
[0126] S1002: Receive a reset signal sent by the printer, where the reset signal is at a high level.
[0127] This step can be understood as the start of the recording phase. Specifically, after the processing device receives the reset signal RST from the main control unit and sets it to a high level, it starts to verify the first clock signal period of the clock circuit inside the memory according to the signal received by the processing device. In this embodiment, the chip of the ink cartridge mainly verifies the first clock signal period (for example, represented by CLK1) of the clock circuit inside the chip based on the data signal SDA sent by the printer. CLK1 Indicates whether the second clock signal cycle of the printer is synchronized accurately.
[0128] S1003 : Record the moment when the high level is detected as the first moment, and record the moment when the low level is detected as the second moment.
[0129] This step can be understood as the stage of recording the change moment. Specifically, when the processing device detects that the data signal is at a high level, it sends a low level signal to the first terminal and records the first moment T SDA1 1; When the processing device detects that the data signal is at a low level, the driving state is set to high impedance and the second moment T is recorded. SDA1 2.
[0130] S1004 : Acquire a calibration value between the first clock signal period and the second clock signal period of the printer according to the first moment, the second moment, and the first clock signal period of the clock circuit.
[0131] This step can be understood as the calibration value confirmation stage. Specifically, according to the two moments T SDA1 1 and T SDA1 2. The first clock signal period T of the clock circuit CLK1 built into the memory can be determined at this time. CLK1 The calibration value between the second clock signal cycle of the printer (for example, represented by O1) is: O1 = (T SDA1 2-T SDA1 1) / K 系数1 -T CLK1 , where K 系数1 is related to two moments T SDA1 1 and T SDA1 A value related to the number of clock signal cycles between 2, for example, K 系数1 It can be 1, 2 or 4. When O1 is positive, it indicates that the first clock signal cycle T of the clock circuit CLK1 is CLK1is shorter than the second clock signal cycle of the printer; when O1 is negative, it indicates that the first clock signal cycle T of the clock circuit CLK1 CLK1 Longer than the printer's second clock signal period.
[0132] S1005 . Obtain a predicted clock signal period corresponding to the second clock signal period according to the calibration value and the first clock signal period.
[0133] For example, after obtaining the calibration value O1, the second clock signal period of the printer (for example, represented by T) can be estimated based on the calibration value O1 as follows: T=T CLK1 +O1, that is, to obtain the predicted clock signal period (for example, using T 调1 (represented by) as: T 调1 =T CLK1 +O1. This step can be understood as confirming the predicted clock signal period T 调1 stage.
[0134] S1006. Determine a verification time according to the second time and the predicted clock signal period.
[0135] S1007. Determine the verification result according to the verification time.
[0136] In this embodiment, after the predicted clock signal period is obtained, the verification time can be determined according to the second time and the predicted clock signal period, and then the verification result can be determined according to the verification time.
[0137] Further, optionally, determining the verification result based on the verification moment may include: at the verification moment, detecting whether the request signal is converted from a low level to a high level; determining the third moment as the moment when the request signal is detected to be converted from a low level to a high level; obtaining the difference between the verification moment and the third moment; and determining the verification result based on the difference.
[0138] For example, the check time is T 校验 If T 校验 =T SDA1 2+T 调1 *K 系数2 , where K 系数2 is related to two moments T SDA1 2 and T SDA1 A value related to the number of clock signal cycles between 3, for example, K 系数2 It can be 6 or 12, etc. SDA1 3 is the third moment; at the verification moment T 校验 =T SDA1 2+T 调1 *K 系数2When the processing device detects whether the data signal SDA1 received by the processing device is converted to a high level, and when the processing device detects that SDA1 is converted to a high level, the third time T is recorded at the same time. SDA1 3. Steps S1006 and S1007 can be understood as the verification time stage.
[0139] Further, optionally, determining the verification result based on the difference may include: if the difference is less than or equal to a first set threshold, determining the verification result as a passed verification; if the difference is greater than the first set threshold, determining the verification result as a failed verification.
[0140] In this embodiment, T 校验 and T SDA1 3. Determine the difference between the two; the first set threshold can be understood as the set allowable deviation value. If the difference is less than or equal to the first set threshold, the verification result is determined to be passed; if the difference is greater than the first set threshold, the verification result is determined to be failed.
[0141] S1008. If the verification result is that the verification is passed and the difference is less than or equal to the second set threshold, determine not to update the first clock signal period of the clock circuit, and the second set threshold is less than the first set threshold.
[0142] In this step, the second set threshold is, for example, 0, which means T 校验 and T SDA1 3 has no deviation, therefore, it can be determined that the first clock signal cycle of the clock circuit is not updated.
[0143] S1009. If the verification result is passed, and the difference is greater than the second set threshold, and the difference is less than or equal to the first set threshold, determine the first clock signal period of the updated clock circuit, and update the first clock signal period to the predicted clock signal period.
[0144] In this step, if the verification result is passed, and the difference is greater than the second set threshold, and the difference is less than or equal to the first set threshold, it means that the T 调1 The error between the period of the second clock signal of the printer is within the allowable range. At this time, the processing device changes the period of the first clock signal of the clock circuit inside the chip to T CLK1 Updated to T 调1 The value of T CLK1 =T 调1 =T CLK1 +O1, the entire verification process is completed. This step can be understood as updating T CLK1 stage.
[0145] Figure 11 This is a timing diagram of some signals input from the printer to the chip during chip verification provided by an embodiment of the present application, such as Figure 11 As shown, based on Figure 9 , shows part of the signal input by the printer to the chip when verifying the first clock signal cycle of the chip's clock circuit. Figure 12 This is a timing diagram of the signal output from the chip to the terminal when the chip verification is passed according to an embodiment of the present application. Figure 9 、 Figure 11 As shown, under normal circumstances, the printer will first send Figure 9 、 Figure 11 The request signal RS shown is sent to the memory processing device of the chip, and the memory processing device determines whether the printer has sent the request signal RS; then the memory processing device determines whether to respond to the printer's request (this step can also be omitted); then the memory processing device responds as shown in FIG. Figure 12 The feedback signal is fed back to the printer. The feedback signal includes the first response cycle RT1 (also called the first response cycle T1) and the second response cycle RT2 (also called the second response cycle T2). After the first clock signal cycle of the chip clock circuit passes the verification, the signal timing (also called feedback signal) output from the chip to the terminal is as follows: Figure 12 As shown, it includes a feedback signal from the terminal group 130, the dotted line represents high impedance, and the solid line represents a high level or a low level. Specifically, the processing device first receives the power supply voltage VDD from the printer through the third terminal. After the power supply voltage VDD is input from the printer to the third terminal, the processing device receives the reset signal RST that becomes high level from the printer through the fourth terminal. After the main control unit makes the reset signal RST high level, the processing device starts to verify the clock circuit CLK1 inside the processing device according to the signal received by the processing device. The period of the clock circuit CLK1 inside the processing device is T CLK1 In this application, the ink cartridge chip mainly verifies whether the first clock signal cycle of the clock circuit inside the chip is accurately synchronized with the second clock signal cycle of the printer based on the data signal SDA sent by the printer.
[0146] S1010: If the verification result is failure, determine not to update the first clock signal cycle of the clock circuit.
[0147] Optionally, after determining not to update the first clock signal cycle of the clock circuit, the memory sends a low-level reset signal to the printer, so that the printer prompts the user that the consumable box is installed incorrectly.
[0148] This step can be understood as the stage of changing the chip feedback signal. Specifically, if the verification result is failure, it means that the T 调1If the error value between the second clock signal cycle of the printer is not within the allowable range, the verification fails and the user needs to be prompted to reinstall the ink cartridge and perform the verification again. At this time, the processing device can change the relevant signal fed back by the chip to the printer main control unit to prompt the user to reinstall the ink cartridge. In this embodiment, Figure 13 This is a timing diagram of the signal output from the chip to the terminal when the chip verification fails according to an embodiment of the present application. Figure 13 As shown, the processing device changes the reset signal fed back by the chip to the printer main control unit. Specifically, the reset signal is set from a high level to a low level (for example, if the verification fails at time D8, RST is pulled down to a low level), so that the printer reports an error and prompts the user to reinstall. When the processing device receives the request signal RS from the printer's main control unit or the processing device receives the high-level reset signal RST from the printer's main control unit, the above-mentioned clock circuit verification process is repeated. During the chip's clock circuit verification process, the signal timing of the chip's internal output to the terminal is as follows Figure 13 shown.
[0149] Based on the above embodiment, the processing device can optionally output a corresponding level signal (also called a feedback signal) to the printer according to the request signal, so that the printer can perform detection according to the voltage value corresponding to the level signal. The printer first sends a request signal, and the processing device of the memory determines whether the printer has sent a request signal; then the processing device of the memory determines whether to respond to the printer's request (this step can also be omitted); then the processing device of the memory responds to the feedback signal (also called a level signal, such as Figure 12 The feedback signal includes a first response period RT1 and a second response period RT2. Optionally, the request signal is used to implement installation detection and short circuit detection of the consumable box. The installation detection time is when the clock signal generated by the clock circuit is at a low level; the short circuit detection time is when the clock signal generated by the clock circuit is at a high level. Specifically, as Figure 12As shown, the feedback signals responded to by the memory processing device include a first response signal FS and a second response signal SS. The first response signal FS and the second response signal SS function to confirm whether there is a short circuit between the first terminal and the fourth terminal and whether the ink cartridge is correctly installed in the installation portion. The first response signal FS is output during the first response cycle RT1. The second response signal SS is output during the second response cycle RT2, which is the period after the first response cycle RT1. The installation detection timing is the second moment t2 when the clock signal generated by the clock circuit of the second response signal SS is at a low level in sub-cycle D8 of the second response cycle RT2. The short circuit detection timing is the first moment t1 of the first response signal FS in sub-cycle D8 of the first response cycle RT1 (at which time the clock signal generated by the clock circuit is at a high level) and the third moment t3 when the clock signal generated by the clock circuit of the second response signal SS is at a high level in sub-cycle D8 of the second response cycle RT2.
[0150] For example, refer to Figure 9 After the clock circuit CLK1 is verified, the processing device receives the request signal RS output by the printer's main control unit. Based on the received request signal RS, the processing device outputs a specific level signal (e.g., high level, low level, or high impedance state) to the printer. In this embodiment, the printer collects the voltage values of relevant signals during the "identification sub-cycle." Specifically, the voltage values of relevant signals are collected at the first moment t1 within the "identification sub-cycle" of the first response cycle RT1; and at the second moment t2 and the third moment t3 within the "identification sub-cycle" of the second response cycle RT2. The printer's main control unit then compares the received chip output voltage value with a preset value to determine whether the ink cartridge / chip is installed in the installation unit and whether a short circuit has occurred between the terminals. Specifically, the printer performs tests at time points t1, t2, and t3. Time points t1 and t3 are short-circuit tests, where the clock signal generated by clock circuit CLK1 reaches a high level. Time point t2 is installation tests, where the clock signal generated by clock circuit CLK1 reaches a low level. Only when the voltage values received by the printer at all three times meet preset values will it indicate that both the short-circuit and installation tests have passed, allowing normal printing.
[0151] The printer's short-circuit detection and installation detection of ink cartridges / chips are not limited to detection after powering on or replacing ink cartridges. It can also be performed regularly or irregularly during the printing process, after the printing task is completed, and regularly after cleaning the ink cartridges.
[0152] Based on the above embodiments, Figure 14A schematic diagram of a consumables box provided in an embodiment of the present application is shown in FIG. Figure 14 As shown, the chip 20 as described in any of the above embodiments is mounted on the consumables box 140. In the embodiment of the present application, the specific implementation process of the chip 20 can refer to the above embodiments and will not be repeated here.
[0153] Other possible embodiments of the present application are described below.
[0154] 1. In the first additional example, the chip includes a substrate, a plurality of terminals, and a short-circuit detection unit; wherein the substrate has a front surface, the plurality of terminals are arranged on the front surface, and the short-circuit detection unit is arranged between any two of the plurality of terminals. Specific embodiments are as follows:
[0155] When liquid or other foreign matter gets on the chip, the terminals may be connected to each other and short-circuit, which will cause the printer to be unable to communicate with the ink cartridge normally, and the printing operation cannot be completed. It is also easy to cause damage to the chip and the printer. To solve this problem, the prior art has proposed to set a short-circuit detection circuit in the printer. The short-circuit detection circuit on the printer side can determine whether the terminals on the ink cartridge chip are short-circuited by detecting the voltage change of the terminals on the printer side. Figure 15 and Figure 16 As shown, the substrate of the chip 20 in the related art currently has a front surface 120a and a rear surface 120b ( Figure 16The left side 120c, the right side 120d, the top surface 120e and the bottom surface 120f are not shown in the figure. A terminal group is provided on the front surface 120a. The terminal group includes five terminals, namely a first terminal 131, a second terminal 132, a third terminal 133, a fourth terminal 134 and a fifth terminal 135. Among them, the second terminal 132 is used to receive a clock signal. The functions and effects of other terminals can refer to the above embodiment. The chip 20 includes a second hole 122. In addition, the first terminal 131 can also be called a short circuit detection terminal. After running a certain program, the internal short circuit detection circuit of the printer is connected to detect whether a short circuit occurs between the terminals. For example, when a short circuit occurs between the first terminal 131 and the second terminal 132, the printer can detect an abnormal change in the voltage on the first terminal 131 after a certain period of operation (in particular, the printer will first send a request signal RS, and then the memory outputs a feedback signal to perform short circuit detection and installation detection). Then the printer prompts a short circuit message, avoiding the risk of damage to the chip or printer due to a short circuit. However, short-circuit detection can only determine whether a short circuit exists after the ink cartridge is installed in the printer, specifically after the detection cycle has completed. Even if a short circuit is detected, the memory in the chip or the printer may be damaged or interfered with by erroneous signals, rendering the ink cartridge or printer unusable. For printers currently available without short-circuit detection circuitry, the presence of a short circuit between terminals can damage the printer or chip, or interfere with erroneous signals, posing a significant safety hazard.
[0156] Based on the above problem, in a possible implementation, the chip further includes a short circuit detection unit, which is provided between any two terminals of the plurality of terminals of the terminal group. Figure 17 A schematic diagram of a chip structure provided in yet another embodiment of the first additional example, referring to Figure 17 As shown, each of the first terminal 131, the second terminal 132, the third terminal 133, the fourth terminal 134 and the fifth terminal 135 has a contact portion. As described in the above embodiment, the first terminal 131 has a first contact portion C11, the second terminal 132 has a second contact portion C12, the third terminal 133 has a third contact portion C13, the fourth terminal 134 has a fourth contact portion C14, and the fifth terminal 135 has a fifth contact portion C15. The shaded portion of each contact portion is shown in FIG. Figure 17 The chip includes a first hole 121, a second hole 122, a third hole 123 and a fourth hole 124, which are all through holes on the substrate 120. Figure 17As shown, along the -Z axis direction: the first terminal 131 and the fourth terminal 134 are arranged in the first row, and the fourth terminal 134 is arranged on the +Y axis side of the first terminal 131. The second terminal 132, the third terminal 133, and the fifth terminal 135 are arranged in the second row, and the second terminal 132, the third terminal 133, and the fifth terminal 135 are arranged in sequence along the +Y axis direction. The first row is located on the +Z axis side of the second row.
[0157] refer to Figure 17 As shown, in the chip provided in this embodiment, the chip substrate 120 also includes a short circuit detection unit 136, which is disposed between the target terminal and other terminals. In one possible embodiment, the target terminal is the first terminal 131. The short circuit detection unit 136 can be divided into a first extension portion 1361 and a second extension portion 1362. The first extension portion 1361 extends along the Z-axis, separating the first terminal 131 from the fourth terminal 134. With this structure, when leaked liquid flows from the first terminal 131 to the fourth terminal 134, it is blocked by the first extension portion 1361 and retained on the first extension portion 1361, preventing it from reaching the fourth terminal 134. This prevents the liquid from electrically connecting the first terminal 131 and the fourth terminal 134 and causing a short circuit. The second extension portion 1362 extends from the end of the first extension portion 1361 near the bottom surface of the substrate 120 to the left side, separating the first terminal 131 from the second terminal 132 and the third terminal 133. According to such a structure, when the leaked liquid flows from the first terminal 131 to the second terminal 132, it will be blocked by the second extension portion 1362 and retained on the second extension portion 1362, thereby being unable to reach the second terminal 132 or the third terminal 133, thereby preventing the liquid from electrically connecting the first terminal 131 with the second terminal 132 or the third terminal 133 and causing a short circuit.
[0158] It should be noted that the specific length, shape, and number of the first extension portion 1361 and the second extension portion 1362 are not particularly limited, as long as they can achieve the effect of separating the first terminal 131 from the fourth terminal 134, the first terminal 131 from the second terminal 132, or the third terminal 133. For example, in this embodiment, the first extension portion 1361 can also be configured to extend from the bottom surface to the top surface of the substrate and be inclined toward the right side or the left side, but with a gap between it and the first terminal 131 and the fourth terminal 134. Similarly, the second extension portion 1362 can also be configured to extend in a zigzag or irregular shape.
[0159] Furthermore, the short-circuit detection unit 136 may include only the first extension portion 1361, only the second extension portion 1362, or both the first extension portion 1361 and the second extension portion 1362. When the short-circuit detection unit 136 includes only the first extension portion 1361, the first terminal 131 may be separated from the fourth terminal 134. When the short-circuit detection unit 136 includes only the second extension portion 1362, the first terminal 131 may be separated from the second terminal 132 or the third terminal 133.
[0160] Figure 18 This is a schematic diagram of the structure of a chip provided in yet another embodiment of the first additional example. Figure 17 The short circuit detection function of the short circuit detection unit is further improved on the basis of the chip shown in Figure 18 The short circuit detection unit 137 is arranged to surround the first terminal 131, so that the short circuit detection unit 137 can better play the role of short circuit detection. Figure 17 and Figure 18As shown, the short-circuit detection unit 136 / 137 is set between the two terminals, which can effectively block the liquid and make the liquid stay on the short-circuit detection unit, preventing the liquid from flowing from one terminal to the other terminal, causing the two terminals to be electrically connected and short-circuited; the present application can actively detect the short-circuit phenomenon by the short-circuit detection unit at the initial stage of the ink cartridge being installed in the printer, which will be described in detail through subsequent embodiments; reducing the possibility of electrical components being damaged or interfered by erroneous signals when the printer detects a short circuit; and even for chips with short-circuit detection functions set on their own terminals, it can also avoid the chip and printer from detecting the short circuit without any prompts. A short circuit occurs, thereby causing a malfunction; in this solution, because the short circuit detection circuit relies on detecting whether the voltage on the "short circuit detection unit" has changed / abnormal to determine whether there is a short circuit, the technical solution is simple and easy to implement, and can achieve a quick response to avoid causing malfunctions; it avoids the situation where a terminal has multiple functions, resulting in the conversion between different signals before and after, or mutual interference, or the fluctuation of the front and back signals causing signal recognition errors and signal misidentification between the chip and the printer; for printers without a short circuit detection circuit, it also increases the safety and reliability of its ink cartridges when in use, avoiding short circuits and thus causing malfunctions. It should be noted that the short circuit detection unit 136 / 137 can also be set between the second terminal and the other terminals, or between the third terminal, the fourth terminal, the fifth terminal and the other terminals. For example, when the target terminal is the third terminal 133, the short-circuit detection unit 136 can be configured in an inverted "U" shape, an "L" shape, or an "O" shape, isolating the third terminal 133 from the first terminal 131, the second terminal 132, the fourth terminal 134, and the fifth terminal 135, thereby preventing the third terminal 133 from being electrically connected to the other terminals and thus causing a short circuit. The short-circuit detection unit 136 / 137 is connected to the memory via the internal circuit of the substrate, and can detect a short circuit when the ink cartridge is initially installed in the printer, reducing the possibility that the electrical components on the ink cartridge have been damaged when the printer detects a short circuit. It also increases the safety factor of the ink cartridge for printers that do not have a short-circuit detection circuit, preventing the printer from malfunctioning without warning. The following will provide a detailed description of how the short-circuit detection unit 136 / 137 performs its short-circuit detection function.
[0161] Example 1:
[0162] Figure 19 This is a schematic diagram of the electrical structure of the first additional example embodiment 1. Figure 20 This is a flowchart of the short circuit detection process of the first additional example embodiment 1. Figure 21 This is a timing diagram of signals input to terminals by the printer in the first additional example. Figure 22 This is a timing diagram of signals output to terminals by the processing device in the first additional example embodiment under normal installation conditions without short circuit.
[0163] Figure 19 1 is an electrical structure diagram of a short circuit detection circuit. The short circuit detection circuit includes: a short circuit detection unit 136 / 137, a control unit 150 and a processing device 112. Figure 19 and Figure 8 As shown, the short circuit detection unit 136 / 137 is connected to the memory 110 via the control unit 150. Figure 20 The flowchart of the short circuit detection process performed by the short circuit detection unit 136 / 137 in cooperation with the control unit 150 and the memory 110 is shown. Figure 19 and Figure 20 When the ink cartridge is installed in the installation unit, run the relevant procedures in the following order:
[0164] Step S1: confirm whether the short circuit detection unit 136 / 137 detects a short circuit; when a short circuit occurs, the voltage of the short circuit detection unit 136 / 137 is different from the preset threshold value, which will be sensed by the control unit 150, so that the following procedures can be executed.
[0165] After the control unit 150 confirms that the short circuit detection unit 136 / 137 detects a short circuit, step S2 is executed.
[0166] Step S2 : the control unit 150 transmits the short circuit information to the processing device 112 .
[0167] Step S3: The processing device 112 transmits the short circuit information to the main control unit of the printer.
[0168] Step S4: The main control unit controls the printer to report an error / power off / display an abnormality, etc. Subsequently, the ink cartridge cannot be recognized / accepted by the printer.
[0169] The above-mentioned beneficial effects can be achieved by the above-mentioned procedures.
[0170] Figure 21 This is a timing diagram of signals input to terminals by the printer in the first additional example. Figure 22This is a timing diagram of the signals output from the processing device to the terminals in Example 1, when there is no short circuit and the device is installed normally. The main control unit is connected to the first contact pin 911 through the fifth contact pin 915 via multiple wires, terminals, etc. These multiple wires include a reset line LRST, a clock line LSCK, a power line LVDD, a data line LSDA, and a ground line LVSS. The main control unit transmits a reset signal RST to the chip's processing device via the reset line LRST (specifically, transmitted via the fourth terminal), transmits a reset signal SCK to the chip's processing device via the clock line LSCK (specifically, transmitted via the second terminal), inputs a power supply voltage VDD to the chip's processing device via the power line LVDD (specifically, transmitted via the third terminal), and inputs a data voltage SDA to the chip's processing device via the data line LSDA (specifically, transmitted via the first terminal). The reset signal RST, data signal SDA, and clock signal SCK are either high or low. A high level is represented by the code "H" or "1," and a low level is represented by the code "L" or "0." The reset signal RST is a signal that ensures that the first terminal can receive the request signal RS described later. When the reset signal RST is at a high level, the first terminal can receive the request signal RS described later; when the reset signal RST is at a low level, the first terminal cannot receive the request signal RS or does not respond to the request signal RS. The data signal SDA is sent and received synchronously with the clock signal SCK. The main control unit ensures that the chips of all ink cartridges installed in the installation unit are grounded through the ground line LVSS. Figure 21 As shown, the data of the data signal SDA transmitted by the printer to different ink cartridges is different. For example, there are four ink cartridges installed in the installation part, and the data signals are represented by SDA1-SDA4 respectively.
[0171] The chip's response to the RS request signal is actually a testing process, specifically, a short-circuit and installation test. The printer's short-circuit and installation tests on ink cartridges and chips aren't limited to just after powering on or replacing ink cartridges. They can also be performed regularly or irregularly during printing, after a print job completes, and after cleaning ink cartridges.
[0172] The following describes the execution of the relevant timing after the power is turned on. Figure 21 and Figure 22As shown, the main control unit first makes the power supply voltage VDD a high level. After a predetermined time has passed after the power supply voltage VDD becomes a high level, the main control unit changes the reset signal RST from a low level to a high level. After making the reset signal RST a high level, the main control unit sends the clock signal SCK to the processing device. After a predetermined time has passed after the reset signal RST is set to a high level, the main control unit sends the request signal RS to the processing device. The request signal RS includes a first execution command A1, a first identification data B1, a first parity data C1, a second execution command A2, a second identification data B2 and a second parity data C2. The printer will first send the request signal RS, and the processing device of the memory will determine whether the printer has sent the request signal RS; then the processing device of the memory will determine whether to respond to the printer's request (this step can also be omitted); then the processing device of the memory responds to the feedback signal / output level signal (such as Figure 22 The first response cycle T1 and the second response cycle T2 shown are fed back to the printer.
[0173] The request signal RS will be described in detail. After setting the reset signal RST to a high level, the main control unit sends a first execution command A1 to the processing device during sub-periods D1 and D2 of the command cycle CT (also called the command cycle CMT). The command cycle CT is divided into a first period CT1 and a second period CT2. The first period CT1 and the second period CT2 each include an execution command, identification data, and parity check data. The first execution command A1 is 2-bit data and is an instruction for the main control unit to execute the connection status determination process. The main control unit generates the first execution command A1 by setting the voltage to a high level during sub-period D1 and setting the voltage to a low level during sub-period D2.
[0174] After the first execution command A1, the main control unit sends first identification data B1 to the processing device 112 in sub-periods D3-D8. The first identification data B1 is a 6-bit data that identifies the different ink cartridges 10A-10D in the installation unit 90 (using the first ink cartridge 10A-the fourth ink cartridge 10D, representing different color ink cartridges). The printer sends slightly different request signals RS to different ink cartridges 10A-10D, represented by data signals SDA1-SDA4. In the first identification data B1, corresponding data is assigned to each chip on the different ink cartridges. In another embodiment, when six ink cartridges are installed in the installation unit, sub-period D3 as the first bit and sub-period D4 as the second bit can be used. In the first identification data B1, sub-period D5 (also referred to as "identification sub-period") corresponds to the fourth ink cartridge 10D, sub-period D6 (also referred to as "identification sub-period") corresponds to the third ink cartridge 10C, sub-period D7 (also referred to as "identification sub-period") corresponds to the second ink cartridge 10B, and sub-period D8 (also referred to as "identification sub-period") corresponds to the first ink cartridge 10A. For example, the first identification data B1 transmitted to the processing device of the first ink cartridge 10A is at a high level in sub-period D8, and the remaining bits are at a low level. The first identification data B1 transmitted to the processing device of the second ink cartridge 10B is at a high level in sub-period D7, and the remaining bits are at a low level. The first identification data B1 transmitted to the processing device of the third ink cartridge 10C is at a high level in sub-period D6, and the remaining bits are at a low level. The first identification data B1 transmitted to the processing device of the fourth ink cartridge 10D is at a high level in sub-period D5, and the remaining bits are at a low level. Furthermore, the identification sub-periods of different ink cartridges may be the same sub-period.
[0175] After the first identification data B1, the main control unit sends the first parity data C1 to the processing device in the sub-period D9. The first parity data C1 is 1-bit data.
[0176] Following the first parity data C1, the main control unit sends a second execution command A2 to the processing device. The second execution command A2 is identical to the first execution command A1. Following the second execution command A2, the main control unit transmits six bits of second identification data B2 to the processing device. The second identification data B2 is identical to the first identification data B1. Following the second identification data B2, the main control unit sends one bit of second parity data C2 to the processing device.
[0177] The processing device first receives power supply voltage VDD from the printer via the third terminal. After power supply voltage VDD is input from the printer to the third terminal, the processing device receives a high-level reset signal RST from the printer via the fourth terminal. The processing device then receives a clock signal SCK from the printer via the second terminal and a request signal RS from the printer via the first terminal.
[0178] refer to Figure 22 As shown, after the main control unit sends a request signal RS to the processing device, the processing device sends a first response signal FS and a second response signal SS to the first terminal. The first response signal FS and the second response signal SS function to confirm whether there is a short circuit between the first and fourth terminals and whether the ink cartridge is properly installed in the installation unit. The first response signal FS is output during a first response period T1. The second response signal SS is output during a second response period T2, which occurs after the first response period T1.
[0179] In the sub-period D1 of the first response cycle T1 and the second response cycle T2, the processing device outputs a low level L to the first terminal. Subsequently, the processing device no longer outputs a signal to the first terminal, that is, the first terminal is in a high impedance HZ state (e.g., in the sub-period D2 of the first response cycle T1 and the second response cycle T2). Figure 22 ), the processing device does not output a signal to the first terminal.
[0180] In the sub-periods D3-D8 of the first response cycle T1, when the reset signal RST is at a high level H, the clock signal is at a high level H, and the data signal SDA1 input to the first terminal is at a high level H, the processing device controls the output of the first response signal FS to the first terminal. The first response signal FS is at a low level L. In addition, the first terminal is in a high impedance HZ state (e.g., Figure 22 ), the processing device does not output a signal to the first terminal.
[0181] In the sub-periods D3-D8 of the second response cycle T2, the processing device will output a second response signal SS. The second response signal SS is divided into two parts: the first part: when the reset signal RST is at a high level H, the clock signal is at a low level L, and the data signal SDA1 input to the first terminal is at a high level H, the processing device controls the output of a high level H to the first terminal; the second part: when the clock signal is at a high level H and the data signal SDA1 input to the first terminal is at a high level H, the processing device controls the output of a low level L to the first terminal. In addition, the first terminal is in a high impedance HZ state (such as Figure 22 ), the processing device does not output a signal to the first terminal.
[0182] During the sub-period D9 of the first response period T1 and the second response period T2 , the processing device does not output a signal to the first terminal, and the first terminal is in a high impedance HZ state.
[0183] After the request signal RS is transmitted to the processing device, the processing device outputs a specific level signal (e.g., high level, low level, or high impedance state) to the first terminal. In this application, the printer collects the voltage value of the relevant signal during the "identification sub-cycle." Specifically, the voltage value of the relevant signal is collected at the first moment t1 during the "identification sub-cycle" of the first response cycle T1; and at the second moment t2 and the third moment t3 during the "identification sub-cycle" of the second response cycle T2. The collected voltage value is then compared with a preset value to determine whether the ink cartridge / chip is installed in the mounting portion and whether a short circuit has occurred between the terminals.
[0184] The printer's detection time points are the first moment t1, the second moment t2, and the third moment t3. The three moments must all meet the preset values to pass the ink cartridge short circuit detection and installation detection. If a short circuit occurs, Figure 19 The short circuit detection unit 136 / 137 shown will play its short circuit detection role, which is described in the following specific implementation methods. Specific implementation method one:
[0186] When the processing device 112 is powered on, the short circuit detection unit will transmit the short circuit information to the control unit 150, the processing device 112, and the main control unit in sequence. The printer will directly report an error / power off / display short circuit and other abnormal information, and the installation of the ink cartridge is completed. Specific implementation method 2:
[0188] Figure 23 The control unit 150 transmits the short circuit information to the processing device 112. Figure 23 As shown, in the sub-cycle D1 within the first response cycle T1, the processing device 112 will output a high level H to the first terminal 131. Therefore, the main control unit of the printer will sense the abnormal signal of the first terminal and execute abnormal information such as error reporting / power off / short circuit display, and the installation of the ink cartridge is completed. Specific implementation method three:
[0190] Figure 24 and Figure 25 1 is a timing diagram of the signal outputted to the terminal by the processing device of the third embodiment. The control unit 150 transmits the short circuit information to the processing device 112. Figure 24 As shown, during sub-period D1 within the first response cycle T1, the processing device 112 continues to output a low level L to the first terminal, and no abnormality is detected during sub-period D1. However, during sub-period D2 within the first response cycle T1, the processing device 112 outputs a low level L to the fourth terminal. The printer's main control unit senses the abnormal signal from the fourth terminal and issues an error message, power-off status, or short circuit display, completing the ink cartridge installation.
[0191] Outputting the low level L to the fourth terminal can also be completed in other sub-periods, such as in sub-period D3 or sub-period D4, as long as the low level L is output to the fourth terminal before the first moment t1 is detected. Figure 25 As shown, it is Figure 24 The difference is that it is not executed in the sub-cycle D2, but in the sub-cycle D3, and the low level L is output to the fourth terminal. The main control part of the printer will sense the abnormal signal of the fourth terminal, and will execute the abnormal information such as error reporting / power off / short circuit display, and the installation of the ink cartridge is completed.
[0192] Furthermore, the main control unit of the printer can also sense the abnormal signal by outputting a low level L to the third terminal or a high level H / low level L to the second terminal through the processing device 112 within the sub-period D1 or sub-period D2 / sub-period D3 / sub-period D4. The printer will execute error reporting / power off / display short circuit and other abnormal information, and the installation of the ink cartridge is completed. Specific implementation method four:
[0194] Figure 26 1 is a timing diagram of the signal outputted to the terminal by the processing device of the fourth embodiment. The control unit 150 transmits the short circuit information to the processing device 112. Figure 26 As shown, during sub-period D1 within the first response cycle T1, the processing device 112 continues to output a low level L to the first terminal, and no abnormality is detected during sub-period D1. However, during sub-period D2 within the first response cycle T1, the processing device 112 outputs a high level H to the first terminal. The printer's main control unit senses the abnormal signal from the first terminal and, as a result, issues an error message, power-off status, or displays a short circuit message, completing the ink cartridge installation process.
[0195] Outputting the high level H to the first terminal can also be completed in other cycles, such as in sub-cycle D3 or sub-cycle D4, as long as the high level H is output to the first terminal before the first time t1 is detected. This can also achieve the effect of the fourth embodiment.
[0196] Short circuit detection circuit (such as Figure 19 As shown, the short-circuit detection unit 136 / 137 can detect whether a short circuit has occurred and can also control the chip to feedback a relevant signal to the printer. Specifically, in the short-circuit detection circuit, the control unit 150 detects whether the voltage on the short-circuit detection unit 136 / 137 changes or is abnormal (for example, whether it reaches a high level H) to determine whether a short circuit has occurred, and then controls the chip to feedback a relevant signal to the printer. Therefore, this technical solution is simple and easy to implement, achieving a quick response and avoiding malfunctions in the chip or printer.
[0197] If a first terminal simultaneously has data transmission, short-circuit detection, and installation detection functions, and two or three of these functions are controlled by different signals (data transmission signal, request signal RS, feedback signal) and fed back to the printer, this could result in a single terminal having multiple functions, leading to conversion between different signals, interference between them, or signal fluctuations leading to signal recognition errors or misidentification between the chip and printer. The technical solutions in the above specific embodiments can avoid this situation.
[0198] The above specific embodiments can all achieve the beneficial effects described in the present application: the short circuit phenomenon can be actively detected by the short circuit detection unit at the initial stage of the ink cartridge being installed in the printer, thereby avoiding damage to the ink cartridge or printer when the short circuit is discovered after a long period of interaction with the printer; reducing the possibility of electrical components being damaged or interfered with by erroneous signals when the printer detects a short circuit; and even for chips with terminals equipped with short circuit detection functions, it can also avoid the chip and printer from short-circuiting without prompting, thereby causing malfunctions; in this solution, because the short circuit detection circuit relies on detecting whether there is a change / abnormality in the voltage on the "short circuit detection unit" to determine whether there is a short circuit, the technical solution is simple and easy to implement, can achieve a quick response, and avoid causing malfunctions; avoids the situation where a terminal has multiple functions, resulting in conversion between different signals before and after, or mutual interference, or fluctuations in the signals before and after, resulting in signal recognition errors or signal misrecognition between the chip and the printer; for printers without a short circuit detection circuit, it also increases the safety and reliability of its ink cartridges during use, avoiding short circuits and thus causing malfunctions.
[0199] Example 2:
[0200] The difference between this embodiment and the first embodiment is that the second embodiment does not have the short circuit detection unit 136 / 137 described in the first embodiment, and the short circuit detection function is performed by the first terminal 131 . Figure 27 Schematic diagram of the electrical structure of the first additional example of embodiment 2. Figure 27 As shown, the first terminal 131 is connected to the control unit 160, and the two ends of the control unit 160 are connected to: the first terminal 131 and the processing device 112. The control unit 160 can perform short circuit detection and installation detection according to the corresponding situation. The details are described in detail below. The shape of the chip can be as follows Figure 15 and Figure 16 Furthermore, the shape of each terminal of the terminal group 130 can be other shapes, such as rectangle, square, circle, trapezoid or other irregular shapes. Specific implementation method one:
[0202] Figure 28 and Figure 29 This is a circuit diagram of the control unit of the first additional example embodiment 2. Figure 27 , Figure 28 and Figure 29 They are two different circuit structure diagrams inside the control unit 160. Figure 28 As shown, the control unit 160 has two circuits: a first branch F1 and a second branch F2. The first branch F1 is equipped with a first switch K1; the second branch F2 is equipped with a second switch K2 and a high resistor R. The control unit 160 determines whether the relevant information is connected to the processing device through the first branch F1 or the second branch F2 based on actual conditions. Figure 29 and Figure 28 The difference is that the second branch uses a capacitor C instead of a high resistor R. When the first switch K1 is closed and the second switch K2 is open, the first branch F1 is connected to the circuit, and the processing device 112 is connected to the circuit to handle operations such as data storage, modification, and information exchange. When the second switch K2 is closed and the first switch K1 is open, the second branch F2 is connected to the circuit, and the high resistor R / capacitor C is connected to the circuit, and the request signal RS is blocked.
[0203] Furthermore, the circuit diagram can also be compared with Figure 28 、 Figure 29 Different methods are acceptable as long as the effect is the same. For example, instead of providing the first switch K1 and the second switch K2, a selector is used to determine whether the first branch F1 or the second branch F2 is connected to the main circuit. The selector can be implemented using one or more of a current relay, a voltage relay, or a switch.
[0204] The first method: the following will be connected Figure 30 The short circuit detection content is described in detail. Figure 30 This is a flowchart of the short circuit detection process in the first embodiment of the present invention.
[0205] When the ink cartridge is installed in the installation unit, follow the following procedures in order:
[0206] Step S01: The main control unit sequentially inputs a power supply voltage VDD and a reset signal RST to the chip;
[0207] After the judgment, if step S01 is yes, then step S02 and step S03 are executed simultaneously.
[0208] Step S02: the main control unit inputs a request signal RS;
[0209] Step S03: the main control unit inputs a clock signal SCK to the chip;
[0210] Step S04: The processing device shields the request signal RS; whether the clock signal SCK has passed the first response cycle T1;
[0211] After determination, if the answer in step S04 is yes, step S05 is executed.
[0212] Step S05: the processing device unmasks the request signal RS;
[0213] Step S06 : The processing device outputs a second response signal SS to the first terminal.
[0214] After that, the printer analyzes and judges the detected data. It is finally determined whether the ink cartridge is correctly installed in the installation part and whether a short circuit occurs between the terminals. The processing device shielding the request signal RS can be understood as the processing device not feeding back the request signal RS in the feedback signal stage. Therefore, the number of times the processing device outputs a signal is reduced, and the possibility of electrical components being damaged or interfered by erroneous signals is reduced; at the same time, time is saved and costs are reduced. In this embodiment, the printer performs short circuit detection and installation detection based on the request signal RS being shielded in the first response cycle T1 and the second corresponding signal SS. After the first response cycle T1, the request signal RS is unshielded, and the relevant signal feedback is carried out normally.
[0215] On the other hand, before the request signal RS is input, the processing device may shield the request signal RS that is about to be input to the first terminal, and after the clock signal SCK passes through the first cycle CT1, the shielding of the request signal RS is released. After the request signal RS is sent, the memory only receives a portion of the request signal RS. Therefore, the number of times the processing device outputs a signal is reduced, and the possibility of electrical components being damaged or interfered with by erroneous signals is reduced; at the same time, time is saved and costs are reduced. In this embodiment, the printer performs short-circuit detection and installation detection based on the shielding of the request signal RS in the first cycle CT1 and the second corresponding signal SS. After the first cycle CT1, the shielding of the request signal RS is released, and the relevant signal feedback is carried out normally.
[0216] In this embodiment, the number of times the processing device outputs a signal is reduced, and the possibility of electrical components being damaged or interfered by erroneous signals is reduced; at the same time, the time for detecting relevant information is saved and the cost is reduced; it is avoided that a terminal has multiple functions, resulting in conversion between different signals before and after, or mutual interference, or signal recognition errors and signal misidentification between the chip and the printer caused by fluctuations in the front and back signals; for printers that are not equipped with a short-circuit detection circuit, it also increases the safety and reliability of its ink cartridges when in use, avoiding short circuits and thus causing malfunctions.
[0217] Second method: Figure 31 This is a partial flow chart of the short circuit detection process in the second mode of the first specific implementation. Figure 32 This is a timing chart of output to the terminal by the processing device according to the second aspect of the first specific embodiment. Figure 31 is Figure 30 The flowchart is different from step S02:
[0218] Step S02 can be divided into:
[0219] Step S021: the main control unit inputs a request signal RS;
[0220] Step S022: Does the request signal RS pass through the sub-period D1?
[0221] After determination, if the answer in step S022 is yes, then step S0023 is executed.
[0222] Step S023: The processing device shields the request signal RS.
[0223] Combine Figure 31 and Figure 32 Provide a detailed description of the relevant content.
[0224] Figure 32 It indicates that after the sub-period D1, the processing device shields the request signal RS. Figure 32 As shown, in sub-period D1 within the first response cycle T1, the processing device still outputs a low level L to the first terminal, and no abnormality is detected during sub-period D1. However, in sub-period D2 within the first response cycle T1, the processing device shields the request signal RS and does not generate any response to the request signal RS during sub-periods D2-D9 of the first response cycle T1.
[0225] The request signal RS can also be shielded in other sub-periods, such as in sub-period D3 or sub-period D4, as long as the request signal RS is shielded before the first time t1 is detected, which can also achieve the effect of the first embodiment.
[0226] In this mode, the printer can still complete the command cycle CT and can also test the test data at the first time t1, the second time t2, and the third time t3 (compared with the preset value). Because the request signal RS in the sub-cycles of the first response cycle T1 is shielded, the number of signal outputs by the processing device is reduced. This allows the short circuit test and installation test to be completed while reducing the response signal.
[0227] The above embodiments all achieve the beneficial effects described herein: reducing the number of times the processing device outputs signals, minimizing the likelihood of electrical components being damaged or interfered with by erroneous signals; and simultaneously saving time and reducing costs in detecting relevant information. For printers without short-circuit detection circuitry, this also increases the safety and reliability of ink cartridges during use, preventing short circuits and subsequent malfunctions. Specific implementation method 2:
[0229] Figure 33 This is a timing diagram of the processing device output to the terminal in the second embodiment. Figure 24 As shown, during sub-period D1 within the first response cycle T1, the processing device still outputs a low level L to the first terminal, and no abnormality is detected during sub-period D1. However, during sub-period D2 within the first response cycle T1, the processing device outputs a low level L to the fourth terminal. When the reset signal RST is pulled to a low level L, the processing device stops responding to the request signal RS (or the initialization request signal RS).
[0230] Outputting the low level L to the fourth terminal may also be completed in other sub-periods, such as in the sub-period D3 or the sub-period D4, as long as the low level L is output to the fourth terminal before the first time t1 is detected.
[0231] Furthermore, the processing device may stop responding to the request signal RS (or initialize the request signal RS) by outputting a low level L to the third terminal or a high level H / low level L to the second terminal during the sub-period D1 or the sub-period D2 / sub-period D3 / sub-period D4. This embodiment can also achieve the beneficial effects of this embodiment.
[0232] Example 3:
[0233] The difference between this embodiment and the first embodiment is: Figure 34 This is a flowchart of the short circuit detection process of the first additional example embodiment 3. Figure 35 This is a timing diagram of the processing device of the first additional example embodiment 3 output to the terminal.
[0234] When the ink cartridge is installed in the installation unit, follow the following procedures in order:
[0235] Step S001: The main control unit sequentially inputs a power supply voltage VDD and a reset signal RST to the chip;
[0236] After determination, if step S001 is yes, then step S002 and step S003 are executed simultaneously.
[0237] Step S002: the main control unit inputs a request signal RS;
[0238] Step S003: the main control unit inputs a clock signal SCK to the chip;
[0239] Step S004: Check whether the clock signal SCK passes through the sub-period D1 of the first response period T1;
[0240] After determination, if the answer in step S004 is yes, then step S005 is executed.
[0241] Step S005: the processing device outputs a low level L to the first terminal and maintains it for a delay;
[0242] Step S006: Check whether the clock signal SCK has passed the first response cycle T1;
[0243] After determination, if the answer in step S006 is yes, step S007 is executed.
[0244] Step S007: the processing device releases the maintenance of the low level L;
[0245] Step S008 : The processing device outputs a second response signal SS to the first terminal.
[0246] After that, the printer analyzes the detected data and determines whether the ink cartridge is correctly installed in the installation part and whether there is a short circuit between the terminals.
[0247] In this technical solution, during sub-period D1 within the first response cycle T1, the processing device still outputs a low level L to the first terminal, which is consistent with the normal state during sub-period D1, and no abnormality is detected. The processing device does not generate the first response signal FS to the request signal RS during the first identification data B1 period, and there is no high impedance HZ state during the first response cycle T1. Therefore, repeated signal processing and feedback are reduced, the number of times the processing device outputs signals, and the possibility of electrical components being damaged or interfered with by erroneous signals is reduced. At the same time, the time for relevant information detection is saved and the cost is reduced. It also avoids the situation where a terminal has multiple functions, resulting in conversion between different signals, mutual interference, or fluctuations in signals, which may cause signal recognition errors or misidentification between the chip and the printer. For printers without short-circuit detection circuits, this also increases the safety and reliability of the ink cartridge during use, avoiding short circuits and subsequent malfunctions.
[0248] Example 4:
[0249] The difference between this embodiment and the first embodiment is: Figure 36This is a flow chart of the short circuit detection process performed in the fourth embodiment of the first additional example. The printer's ink cartridge / chip detection is not limited to detection after ink cartridge replacement. It can also be performed after the printer is turned on, during printing, regularly or irregularly, after a print job is completed, or after ink cartridge cleaning. This embodiment primarily illustrates the printer's ink cartridge / chip detection process throughout the entire printing process.
[0250] refer to Figure 36 and Figure 19 As shown in the figure, the steps in the printer's ink cartridge / chip detection process are as follows:
[0251] Step S0': whether the main control unit inputs a request signal RS;
[0252] After the determination, if the answer in step S0' is yes, step S10' is executed.
[0253] Step S10 ′: the short circuit detection circuit is activated.
[0254] Step S1 ′: whether the short circuit detection unit 136 / 137 detects a short circuit; when a short circuit occurs, the voltage of the short circuit detection unit 136 / 137 is different from the preset threshold value, which will be sensed by the control unit 150, so that the following procedures can be executed.
[0255] After the control unit 150 confirms that the short circuit detection unit 136 / 137 detects a short circuit, step S2 ′ is executed.
[0256] Step S2 ′: the control unit 150 transmits the short circuit information to the processing device 112 .
[0257] Step S3 ′: the processing device 112 transmits the short circuit information to the main control unit of the printer.
[0258] Step S4': the main control unit controls the printer to report an error / power off / display an abnormality, etc. Then the ink cartridge cannot be recognized / accepted by the printer.
[0259] In this way, the beneficial effects of Example 1 can be achieved not only in the detection after replacing the ink cartridge, but also in the regular / irregular inspection or detection during the entire printing process of the printer (after the printer is turned on, during printing, after the printing task is completed, and after cleaning the ink cartridge 10).
[0260] The beneficial effects described in Example 1 can be achieved through the above procedures.
[0261] The undescribed parts are the same as those in the first embodiment.
[0262] Embodiment 5:
[0263] The difference between this embodiment and the second embodiment is: Figure 37 This is a flowchart of the short circuit detection process performed in the fifth additional embodiment of the first example. The printer's ink cartridge / chip detection is not limited to detection after ink cartridge replacement. It can also be performed after the printer is turned on, during printing, regularly or irregularly, after a print job is completed, or after ink cartridge cleaning. This embodiment primarily illustrates the printer's ink cartridge / chip detection process throughout the entire printing process.
[0264] like Figure 37 As shown in the figure, the steps in the printer's ink cartridge / chip detection process are as follows:
[0265] Step S01': the main control unit inputs a request signal RS;
[0266] After the determination, if the answer in step S01' is yes, step S02' is executed.
[0267] Step S02': the processing device shields the request signal RS;
[0268] Step S04': whether the clock signal SCK has passed the first response cycle T1;
[0269] After the determination, if the answer in step S04' is yes, step S05' is executed.
[0270] Step S05': the processing device unmasks the request signal RS;
[0271] Step S06 ′: the processing device outputs a second response signal SS to the first terminal.
[0272] After that, the printer analyzes the detected data and determines whether the ink cartridge is correctly installed in the installation part and whether there is a short circuit between the terminals.
[0273] In this way, the beneficial effects of Example 2 can be achieved not only in the detection after replacing the ink cartridge, but also in the regular / irregular inspection or detection during the entire printing process of the printer (after the printer is turned on, during printing, after the printing task is completed, and after cleaning the ink cartridge).
[0274] The beneficial effects described in Example 2 can be achieved through the above procedures.
[0275] The undescribed parts are the same as those in the second embodiment.
[0276] Example 6:
[0277] The difference between this embodiment and the third embodiment is: Figure 38This is a flowchart of the short circuit detection process performed in the sixth embodiment of the first additional example. The printer's ink cartridge / chip detection is not limited to detection after ink cartridge replacement. It can also be performed after the printer is turned on, during printing, regularly or irregularly, after a print job is completed, or after ink cartridge cleaning. This embodiment primarily illustrates the printer's ink cartridge / chip detection process throughout the entire printing process.
[0278] like Figure 38 As shown in the figure, the steps in the printer's ink cartridge / chip detection process are as follows:
[0279] Step S001': the main control unit inputs a request signal RS;
[0280] After the judgment, if the answer of step S001' is yes, step S004' is executed at the same time.
[0281] Step S004': whether the clock signal SCK passes through the sub-period D1 of the first response period T1;
[0282] After the determination, if the answer in step S004' is yes, step S005' is executed.
[0283] Step S005': the processing device outputs a low level L to the first terminal and maintains it for a delay;
[0284] Step S006': whether the clock signal SCK has passed the first response cycle T1;
[0285] After the determination, if the answer in step S006' is yes, step S007' is executed.
[0286] Step S007': the processing device releases the maintenance of the low level L;
[0287] Step S008 ′: the processing device outputs a second response signal SS to the first terminal.
[0288] After that, the printer analyzes the detected data and determines whether the ink cartridge is correctly installed in the installation part and whether there is a short circuit between the terminals.
[0289] In this way, the beneficial effects of Example 3 can be achieved not only in the detection after replacing the ink cartridge, but also in the regular / irregular inspection or detection during the entire printing process of the printer (after the printer is turned on, during printing, after the printing task is completed, and after cleaning the ink cartridge 10).
[0290] The beneficial effects described in Example 3 can be achieved through the above procedures.
[0291] The undescribed parts are the same as those in Example 3.
[0292] 2. In the second additional example, the chip includes a substrate having a front surface; a plurality of terminals disposed on the front surface; the plurality of terminals including a first terminal; and an analog sensor connected to the first terminal and capable of outputting an analog signal to the first terminal. Specific embodiments are as follows:
[0293] At present, after the consumable box is installed on the printer, the printer manufacturer sets up complex installation detection (whether the consumable box is installed on the printer) and short circuit detection (whether there is a short circuit between the terminals on the chip). It relies on whether the voltage value of the relevant signal collected at different times is consistent with the preset value to determine whether the installation detection and short circuit detection are passed. This technical solution may cause the collected signal to be different from the preset value due to deviations in the time of signal collection, which may lead to false detection, resulting in the installation detection / short circuit detection failing when the installation detection and short circuit detection should be completed; the existing compatible ink cartridges cannot accurately complete the corresponding installation detection and short circuit detection, and the compatible ink cartridges cannot be used normally; in particular, the existing compatible ink cartridges cannot accurately complete the corresponding detection on the basis of avoiding the patents of the printer manufacturer; the lack of synchronization between the input signal of the printer and the output signal of the terminal inside the chip will cause the detection to fail, and the detection cannot be performed normally.
[0294] Based on the above problem, in a possible implementation, the chip further includes an analog sensor connected to the first terminal and capable of outputting an analog signal to the first terminal.
[0295] Example 1:
[0296] Figure 39 This is the electrical structure diagram of the second additional example embodiment 1. Figure 40 This is a flow chart of the chip during the detection process of the second additional embodiment. Figure 39 and Figure 40As shown, the electrical structure behind the first terminal 131 is as follows: the first terminal 131 is connected to a selector 200, a first branch F1, and a second branch F2. The selector 200 will decide whether to connect the first branch F1 to the circuit or the second branch F2 to the circuit according to the specific situation. The specific selector 200 can be implemented using one or more of: a current relay, a voltage relay, and a switch; further, the selector 200 can also be implemented by other electrical components as long as it can achieve the corresponding function. When the selector 200 selects the first branch F1 to be connected to the circuit, the processing device 112 will be connected to the circuit and will handle operations such as data storage, modification, and information interaction. When the selector 200 selects the second branch F2 to be connected to the circuit, the analog sensor 210 will be connected to the circuit and the analog sensor 210 will transmit the corresponding analog signal to the first terminal 131. The analog sensor 210 stores analog signal information, which causes the voltage values of the first terminal 131 at the first moment t1, the second moment t2, and the third moment t3 to be the same as the preset values, completing the printer's ink cartridge / chip detection. The printer's ink cartridge / chip detection is not limited to detection after powering on or replacing the ink cartridge. It can also be performed regularly or irregularly during printing, after a print job is completed, or after cleaning the ink cartridge. The printer first sends a request signal RS, and the memory processing device determines whether the printer has sent the request signal RS. The memory processing device then determines whether to respond to the printer's request (this step can also be omitted). The analog sensor then sends a signal back to the printer.
[0297] refer to Figure 39 and Figure 40 As shown in the figure, the steps in the printer detection process are as follows:
[0298] Step S4001: The printer main control unit has sent a request signal RS.
[0299] The chip processing device 112 or the selector 200 determines the above step S4001 and executes step S4002 while confirming the input request signal RS.
[0300] Step S4002: The first terminal 131 is connected to the second branch F2 through the selector.
[0301] The analog sensor 210 transmits an analog signal to the first terminal 131. The printer collects the voltage values of the signal at the first time t1, the second time t2, and the third time t3 through the first terminal 131, and compares them with preset values to determine whether the ink cartridge is installed in the installation portion and whether there is a short circuit between the terminals.
[0302] Step S4003: Check whether the clock signal SCK has passed the second response period T2;
[0303] The chip processing device 112 or the selector 200 determines the above step S4003 and executes step S4004 after confirming that the clock signal SCK has passed the command cycle CT.
[0304] Step S4004: the first terminal 131 is connected to the first branch F1 through the selector.
[0305] After the above steps are completed, the first terminal 131 is connected to the processing device 112 , and the data transmission, modification, and interaction functions of the first terminal 131 are completed.
[0306] After adopting the above technical solution, the beneficial effects are: preventing the occurrence of false detection; even if there is a deviation in the timing of signal acquisition, it will not cause the installation test / short circuit test to fail, thereby improving the detection accuracy; avoiding the compatible ink cartridges from being unable to accurately complete the corresponding installation test and short circuit test, allowing the compatible ink cartridges to be used normally and continue to work; in particular, it can avoid the printer manufacturer's patents and accurately allow the compatible ink cartridges to complete the corresponding test; avoiding the detection failure caused by the lack of synchronization between the printer's input signal and the chip's internal terminal output signal, thereby improving the detection accuracy.
[0307] Furthermore, the moment when the first terminal 131 is connected to the second branch F2 can be changed to after the sub-period D1 of the first response cycle T1 and after the sub-period D1 of the second response cycle T2; or before the sub-period D5 of the first response cycle T1 and before the sub-period D5 of the second response cycle T2; or before the sub-period D3 of the first response cycle T1 and before the sub-period D3 of the second response cycle T2.
[0308] Example 2:
[0309] Figure 41 This is the electrical structure diagram of the second additional example embodiment 2. Figure 42 This is a flow chart of the chip detection process in the second additional example, Example 2. The difference between Example 2 and Example 1 is that the first analog sensor 220 and the second analog sensor 230 can only transmit a fixed analog signal, which is a fixed voltage value. The preset values at the first moment t1, the second moment t2, and the third moment t3 are different. If the analog signal of the analog sensor can be changed, it can be ensured that the voltage value collected by the printer through the first terminal 131 is the same as the preset value; however, if the analog sensor can only transmit a fixed analog signal, this is very difficult to implement. Example 2 can solve the above problem by having the first analog sensor 220 and the second analog sensor 230 transmit two analog signals to the first terminal 131 at different time periods to complete the printer's detection of the ink cartridge / chip.
[0310] refer to Figure 41 and Figure 42 As shown, the electrical structure behind the first terminal 131 is as follows: the first terminal 131 is connected to a selector 200, a first branch F1, a second branch F2, and a third branch F3. The selector 200 determines whether to connect the first branch F1, the second branch F2, or the third branch F3 to the circuit based on the specific situation. The selector 200 can be implemented using one or more of a current relay, a voltage relay, or a switch. Furthermore, the selector 200 can also be implemented using other electrical components, as long as they can achieve the corresponding functions. When the selector 200 selects the first branch F1 to connect to the circuit, the processing device 112 is connected to the circuit and handles operations such as data storage, modification, and information exchange. When the selector 200 selects the second branch F2 to connect to the circuit, the first analog sensor 220 is connected to the circuit and transmits the corresponding first analog signal to the first terminal 131. When selector 200 selects the third branch F3 to connect to the circuit, second analog sensor 230 is connected to the circuit and transmits the corresponding second analog signal to first terminal 131. First analog sensor 220 and second analog sensor 230 store analog signal information internally, causing the voltage values at first terminal 131 at first time t1, second time t2, and third time t3 to be the same as preset values, completing the printer's ink cartridge / chip detection.
[0311] For example, the preset values of the printer at the first moment t1, the second moment t2, and the third moment t3 are respectively: low level L, high level H, and low level L. The first analog sensor 220 stores a first analog signal of low level L, and the second analog sensor 230 stores a second analog signal of high level H. Figure 41 The electrical structure shown can complete the printer's detection of the ink cartridge / chip.
[0312] The printer's inspection of ink cartridges / chips is not limited to inspections after powering on or replacing ink cartridges. It can also be regular or irregular inspections during the printing process, inspections after the printing task is completed, and regular inspections after cleaning the ink cartridges.
[0313] refer to Figure 41 and Figure 42 As shown in the figure, the steps in the printer detection process are as follows:
[0314] Step S4201: The printer main control unit has sent a request signal RS.
[0315] The chip processing device 112 or the selector 200 determines the above step S4201 and executes step S4202 while confirming that the request signal RS has been sent.
[0316] Step S4202: The first terminal 131 is connected to the second branch F2 through the selector.
[0317] The first analog sensor 220 transmits the first analog signal to the first terminal 131. The voltage value of the signal collected by the printer through the first terminal 131 at the first moment t1.
[0318] Step S4203: Check whether the clock signal SCK has passed the first response cycle T1;
[0319] The chip processing device 112 or the selector 200 determines the above step S4203 and executes step S4204 after confirming that the clock signal SCK has passed the first response cycle T1.
[0320] Step S4204: the first terminal 131 is connected to the third branch F3 through the selector.
[0321] The second analog sensor 230 transmits the second analog signal to the first terminal 131. The voltage value of the signal collected by the printer through the first terminal 131 at the second time t2.
[0322] Step S4205: Check whether the clock signal SCK passes through half of the identification sub-cycle of the second response cycle T2;
[0323] The chip processing device 112 or the selector 200 determines the above step S4205 and executes step S4206 after confirming that the clock signal SCK has passed half of the identification sub-cycle of the second response cycle T2.
[0324] Step S4206: The first terminal 131 is connected to the second branch F2 through the selector.
[0325] The first analog sensor 220 transmits the first analog signal to the first terminal 131. The printer collects the voltage value of the signal at the third time t3 through the first terminal 131 and compares the voltage value with a preset value to determine whether the ink cartridge is installed on the installation portion and there is no short circuit between the terminals.
[0326] Step S4207: Check whether the clock signal SCK has passed the second response cycle T2;
[0327] The chip processing device 112 or the selector 200 determines the above step S4207, and after confirming that the clock signal SCK has passed the command cycle CT, executes step S4208.
[0328] Step S4208: The first terminal 131 is connected to the first branch F1 through the selector.
[0329] After the above steps are completed, the first terminal 131 is connected to the processing device 112 , and the data transmission, modification, and interaction functions of the first terminal 131 are completed.
[0330] Furthermore, the timing of step S4201 can be changed to after sub-period D1 of the first response cycle T1, or before sub-period D5 of the first response cycle T1, or before sub-period D3 of the first response cycle T1. The timing of step S4203 can be changed to after sub-period D1 of the second response cycle T2, before sub-period D5 of the second response cycle T2, or before sub-period D3 of the second response cycle T2.
[0331] The beneficial effects of the second embodiment are the same as those of the first embodiment. The remaining parts not described are consistent with those of the first embodiment.
[0332] Embodiment 3: Embodiment 3 differs from Embodiment 1 in that the analog sensor 210 is specifically a preset circuit 240 . The preset circuit 240 is also a specific embodiment of the analog sensor 210 . Figure 43 1 is an electrical structure diagram of the second additional example, embodiment 3. The flow chart of embodiment 3 is consistent with the description of embodiment 1.
[0333] like Figure 43 As shown, the electrical structure behind the first terminal 131 is as follows: the first terminal 131 is connected to a selector 200, a first branch F1, and a second branch F2. The selector 200 determines whether to connect the first branch F1 or the second branch F2 to the circuit based on the specific situation. The selector 200 can be implemented using one or more of a current relay, a voltage relay, or a switch. Furthermore, the selector 200 can also be implemented using other electrical components, as long as they can achieve the corresponding functions. When the selector 200 selects the first branch F1 to connect to the circuit, the processing device 112 is connected to the circuit and handles operations such as data storage, modification, and information exchange. When the selector 200 selects the second branch F2 to connect to the circuit, the preset circuit 240 is connected to the circuit and transmits the corresponding signal to the first terminal 131. This causes the voltage values of the first terminal 131 at the first time t1, the second time t2, and the third time t3 to be the same as the preset values, completing the printer's ink cartridge / chip detection. Specific implementation method one:
[0335] The preset values of the printer at the first moment t1 , the second moment t2 , and the third moment t3 are respectively: low level L, high level H, and low level L.
[0336] Figure 44 This is a timing diagram of the signal output from the chip to the terminal in the specific implementation mode 1 of the second additional example 3. Figure 43 and Figure 44 As shown, when the second branch F2 is connected to the circuit, the preset circuit 240 is activated, and a preset signal opposite to the clock signal SCK is applied to the first terminal 131, or a preset signal that is constantly output in a high voltage H and a low voltage L sequence within a sub-cycle D. The four different ink cartridges receive the same preset signal to the first terminal 131 because of the preset circuit 240's output.
[0337] At the corresponding first moment t1, second moment t2, and third moment t3, the voltage values collected by the printer through the first terminal 131 are: low level L, high level H, and low level L, respectively; and they are consistent with the preset values, completing the printer's detection of the ink cartridge 10 / chip 20. Specific implementation method two:
[0339] Figure 45 This is a timing diagram of the signal output from the chip to the terminal in the second embodiment of the second additional example 3. The preset values of the printer at the first time t1, the second time t2, and the third time t3 are respectively: low level L, high level H, and low level L.
[0340] refer to Figure 43 and Figure 45 As shown, after sub-period D1 of the first response cycle T1 and sub-period D1 of the second response cycle T2, the second branch F2 is connected to the circuit, the preset circuit 240 is activated, and a preset signal opposite to the clock signal SCK is applied to the first terminal 131. Alternatively, a preset signal is applied that is constantly output in a high voltage H and a low voltage L sequence within a sub-period D. At this point, the four different ink cartridges receive the same preset signal from the preset circuit 240 to the first terminal 131.
[0341] At the corresponding first moment t1, second moment t2, and third moment t3, the voltage values collected by the printer through the first terminal 131 are: low level L, high level H, and low level L, respectively; and they are consistent with the preset values, completing the printer's detection of the ink cartridge / chip.
[0342] Furthermore, the time for activating the second branch F2 access circuit and the preset circuit 240 can also be selected before the sub-period D5 of the first response cycle T1 and before the sub-period D5 of the second response cycle T2; or before the sub-period D3 of the first response cycle T1 and before the sub-period D3 of the second response cycle T2.
[0343] The beneficial effects of the third embodiment are the same as those of the first embodiment. The remaining parts not described are the same as those of the first embodiment.
[0344] 3. In the third additional example, the chip includes a sub-control unit; the sub-control unit includes: a processing unit for communicating with the control unit in the printer to execute relevant operating instructions; a sub-storage unit for storing program information related to the operation of the consumable box (i.e., the consumable box); an adjustment unit, which is arranged between the signal output pin of one of the terminals of the chip and one of the main terminals of the printer; the adjustment unit includes a comparison unit for receiving the detection value output by the signal output pin of one of the terminals at the corresponding moment, and comparing and judging it with the target expected value at the corresponding moment; a correction unit for modifying the detection value to be adjusted so that it is consistent with the corresponding target expected value. Specific embodiments are as follows:
[0345] Before the printer performs each printing operation, it needs to perform an installation status check on the consumable box, that is, to determine whether the consumable box is securely installed in the printer. However, during the use of the consumable box, due to external environmental factors such as electromagnetic interference or signal interference or foreign matter between the contacts, during the installation status check, the detection value output from the signal output pin of the chip terminal of the consumable box at the corresponding moment may be abnormal, causing the detection result to be misjudged, and then the printer will report an error and be forced to stop working, affecting the printing process.
[0346] Based on the above issues, in one possible implementation, the chip further includes a secondary control unit, which includes a processing unit, a secondary storage unit, and an adjustment unit. The adjustment unit includes a comparison unit and a correction unit. During the consumable cartridge installation test, the comparison unit provided in the adjustment unit compares the detection value output by the signal output pin of the chip's first terminal at the corresponding moment with its target expected value. If the two values are inconsistent, the correction unit performs a correction, and the correction result is input into the printer for secondary determination. This has the advantage of effectively overcoming the problem of misjudgment of detection results due to external environmental factors, improving the detection accuracy and reliability of the entire system, and contributing to the safety of chip use.
[0347] Example 1:
[0348] refer to Figure 46 As shown, the chip provided in this embodiment has a secondary control element ( Figure 46 Not shown, equivalent to Figure 4 The memory 110 in the embodiment of the present invention is as follows: Figure 51 As shown), substrate (as Figure 7 As shown in FIG. 1 ) and a plurality of terminals (ie, a first terminal 131 to a fifth terminal 135 , each terminal having a corresponding contact portion, ie, C11 to C15 ). The secondary control element and the plurality of terminals are disposed on a substrate.
[0349] Terminals are provided on the front surface 120a, and therefore the front surface 120a is also referred to as the first terminal surface 120a. The secondary control element can be provided on any one or more surfaces from the front surface 120a to the bottom surface. Preferably, the secondary control element is provided on the rear surface. Furthermore, there is no limitation on the location of the secondary control element. For example, the secondary control element can be provided on the side of the chip near the rear end in the direction P, or on the side of the chip near the front end in the direction P, or in the middle of the chip. Those skilled in the art can make these arrangements based on specific design requirements, and this will not be elaborated here.
[0350] refer to Figures 46 to 48 As shown, the chip has positioning holes. Specifically, in this embodiment, the chip has a first hole 121 and a fourth hole 124. The first hole 121 and the fourth hole 124 are both through holes on the substrate, and both pass through the front surface 120a and the back surface 120b ( Figure 46 The first hole 121 is a rectangular recessed portion formed by the upper side 120e toward the lower side, and the fourth hole 124 is a through hole portion located on one side of the front surface 120a or the rear surface 120b of the substrate close to the bottom surface. The chip can be fixed to the consumable box (such as an ink cartridge) through the first hole 121 and / or the fourth hole 124. Generally, the first positioning post 121a and the second positioning post 121b ( Figure 47 (not shown) will be combined with the first hole 121 and the fourth hole 124 in a protruding manner, and then the chip is fixed to the box body by welding with a hot welding head; Figure 47 The 122a shown in the figure is used to fix the first hole 121 and the fourth hole 124, and the flat surface 310 is used for chip abutment.
[0351] It should be noted that the number of positioning holes is not limited. Specifically, only one positioning hole (e.g., fourth hole 124) can be provided, or multiple positioning holes can be provided. Furthermore, the shape of the positioning holes is not limited. The positioning holes can be circular, square, or irregularly shaped. Similarly, the specific shape and number of the positioning posts and the restricting portions are not subject to excessive restrictions.
[0352] In the solution provided in this embodiment, the number of terminal groups is preferably five, but it should be noted that the number of terminals can be more. The five terminals include: a first terminal for transmitting or receiving data signals; a second terminal (clock terminal) for receiving clock signals; a third terminal for providing an operating voltage to the secondary control element; a fourth terminal for resetting the internal data of the secondary control element; and a fifth terminal for providing a ground voltage to the secondary control element.
[0353] Each terminal has a contact portion, which are the first contact portion C11 to the fifth contact portion C15. The contact portion is the most likely contact area of the contact pin on the terminal group when the consumable box is installed on the printer. The contact portion is represented by a circle. Among them, the first terminal is constructed to be located at a position close to the top surface 120e on the front surface 120a, so that it is away from the second terminal, the third terminal, the fourth terminal and the fifth terminal in the Z direction. The first terminal is constructed to protrude from the front surface 120a in the Y direction. In addition, the fifth terminal is constructed to be located at a position close to the right side surface on the front surface 120a, so that it is away from the second terminal, the third terminal and the fourth terminal in the X direction. The fifth terminal is constructed to protrude from the front surface 120a in the Y direction.
[0354] refer to Figure 1 and Figure 49 As shown, the direction in which the ink cartridge 10 is mounted on the carriage of the mounting portion 90 is defined as the mounting direction P, and the mounting direction P is also the direction in which the chip 20 is mounted on the carriage of the mounting portion. Figure 49 As shown, the mounting portion 90 is viewed from above. Two orthogonal straight lines are defined as a first imaginary line C21 ( Figure 49 (not shown) and a second imaginary line C22. The first imaginary line C21 is along the direction of the Z axis, and the second imaginary line C22 is along the direction of the Y axis. The first terminal and the fifth terminal 135 are higher than the other terminals (the second terminal, the third terminal and the fourth terminal) in the direction perpendicular to the front surface, and the first imaginary line C21 and the second imaginary line C22 are drawn. In a plan view, two orthogonal straight lines are used as the first imaginary line C21 and the second imaginary line C22. When all the contact portions of all the terminals provided on the substrate are projected onto the second imaginary line C22, not all of the contact portions of the terminals (specifically: the first contact portion C11 to the fifth contact portion C15) are projected onto the second imaginary line C22.
[0355] refer to Figure 46 As shown, a spacer 123a is provided between the second terminal 132 and the third terminal 133. The structure of the spacer 123a is not limited. In this embodiment, the spacer 123a is configured as an open groove structure to separate the second terminal 132 from the third terminal 133, thereby preventing a short circuit between the second terminal 132 and the third terminal 133. When foreign matter adheres to the first terminal 131, since the first terminal 131 is a certain distance away from the other terminals in the Z direction, the foreign matter or friction debris accumulated on the first terminal 131 is unlikely to fall onto the contact portions of the other terminals. Under the action of gravity, the foreign matter slides off the substrate surface through the spacer, preventing it from adhering to the two terminals and causing a short circuit, thereby improving the safety of chip use.
[0356] It should be noted that foreign matter includes, but is not limited to, conductive liquids such as ink, and conductive solids such as wires, staple leads, mechanical pencil leads, friction debris, etc.
[0357] like Figure 2 、 Figure 3 and Figure 50 As shown, when the consumables cartridge containing the chip of this embodiment is installed in the installation portion, the first terminal and the fifth terminal of the chip extend into the slit 981 and the slit 985, respectively, and contact the first vertical portions 911k and 915k of the first contact pin 911 and the fifth contact pin 915, respectively, to achieve electrical connection with the first contact pin 911 and the fifth contact pin 915. The second terminal, the third terminal, and the fourth terminal are electrically connected to the first portion 912a of the first vertical portion 912k of the second contact pin 912, the first portion 913a of the first vertical portion 913k of the third contact pin 913, and the first portion 914a of the first vertical portion 914k of the fourth contact pin 914, respectively, in the contact pin portion.
[0358] It should be noted that there is no limit on the number of positioning posts on the chip mounting portion and the positioning holes on the chip substrate. It is sufficient that at least one positioning post is combined with the positioning hole on the chip substrate to complete the fixing of the chip to the box body. There is no limit on the number of spacers, which can be set between any two terminals. The second terminal, the third terminal and the fourth terminal are also constructed to face Figure 2 The structure shown protrudes from the front surface of the substrate in the Y direction. The protruding terminal structure can be in the shape of a column or a thin sheet.
[0359] refer to Figure 3 、 Figure 51 and Figure 52 As shown, a main chip (not shown in the figure) is provided on the rear side of the stylus portion of the printer's mounting portion. The main contacts on the main chip are electrically connected to the second portion 911b of each stylus in the stylus portion, and the contact portion of the chip is electrically connected to the first portion 911a of each stylus in the stylus portion, that is, the chip on the consumable box side communicates with the main chip in the printer through the stylus portion. A main control element is provided in the main chip, and the main control element includes a first control unit 70 and a second control unit 60. The second control unit 60 is provided on the control chip 500 on the printer. The second control unit 60 is connected to the secondary control element 110 (equivalent to the secondary control element 110) provided in the chip 20 on the consumable box side. Figure 4The memory 110 in the printer is electrically connected via multiple wires. The multiple wires include a reset line LRST, a clock line LSCK, a power line LVDD, a data line LSDA, and a ground line LVSS. It should be noted that in this embodiment, there are four consumable cartridges (also referred to as ink cartridges) 10, which are represented by 10A-10D in sequence. Each ink cartridge 10 has a sub-control element 110, and the four ink cartridges 10A-10D respectively have chips 20A-20D, and the chips 20A-20D have sub-control elements 110A-110D. Generally, the four ink cartridges 10A-10D respectively store four different colors of ink, such as black, yellow, red, and blue. The reset line LRST, clock line LSCK, power line LVDD, and data line LSDA on the printer side are independently provided for each of the multiple consumable cartridges. The ground line LVSS is commonly provided to the multiple consumable cartridges (also referred to as ink cartridges) 10. The reset line LRST is a conductor used by the second control unit 60 to send a reset signal RST to the chip; the clock line LSCK is used by the chip to send a clock signal SCK that alternates between high and low levels at a predetermined interval; and the data line LSDA is a conductor used by the second control unit 60 to send and receive a data signal SDA between the chips. The data signal SDA is sent and received synchronously with the clock signal SCK and is used for synchronization between the second control unit 60 and the chip. The ground line LVSS is a conductive line that defines the chip's ground potential VSS. For example, the ground potential VSS is set to 0V. The power line LVDD is a conductor used by the second control unit 60 to provide the chip with a power supply voltage VDD, which is the operating voltage. In this embodiment, the power supply voltage VDD is set to a potential of approximately 3.3V relative to the ground potential VSS.
[0360] like Figure 51 and Figure 52As shown, the corresponding terminals of the chip include signal input or output pins. The first terminal 131 includes a first signal input pin 131a and a first signal output pin 131b. The second terminal 132 includes a second signal input pin 132a. The third terminal 133 includes a third pin 133a. The fourth terminal 134 includes a fourth signal input pin 134a. The fifth terminal 135 includes a fifth pin 135a. The second control unit 60 is connected to the main chip on the printer side. The main chip on the printer side includes multiple terminals. The first main terminals HSDA1-HSDA4 (electrically connected to the four ink cartridges 10A-10D, respectively) are used to output data signals SDA to the first signal input pin 131a of the first terminal 131 of the chip, or receive feedback detection value signals from the first signal output pin 131b of the first terminal 131. The second main terminals HSCK1-HSCK4 (electrically connected to the four ink cartridges 10A-10D, respectively) are used to output data signals SDA to the second signal input pin 132 of the chip, or receive feedback detection value signals from the first signal output pin 131b of the first terminal 131. Pin 132a outputs a clock signal SCK, the third main terminals HVDD1-HVDD4 (electrically connected to the four ink cartridges 10A-10D respectively) are used to output the power supply voltage VDD to the third pin 133a of the third terminal 133 of the chip respectively, the fourth main terminals HRST1-HRST4 (electrically connected to the four ink cartridges 10A-10D respectively) are used to output a reset signal RST to the fourth signal input pin 134a of the fourth terminal 134 of the chip through the reset line LRST respectively, and the fifth main terminal HVSS is used to provide a ground potential to the fifth pin 135a of the fifth terminal 135 of the chip.
[0361] like Figure 52 As shown, the printer's first control unit 70 includes a processor 71 and a first storage unit 72. The processor 71 controls the printer's operations by executing various programs stored in the first storage unit 72. The processor 71 also includes a main determination unit 73, which is used to determine whether the consumable cartridge is properly installed in the printer. In this embodiment, the main determination unit 73 includes an installation main determination unit 731, which is used to determine whether the consumable cartridge is installed in the printer. Furthermore, the printer's second control unit 60 includes a switching unit 61 and a second memory 62. The switching unit 61 controls the connection or disconnection between the printer and the consumable cartridge based on high and low voltage levels. Specifically, it controls the connection or disconnection between the first control unit 70 and the secondary control element 110 of the consumable chip. When the connection between the printer and the consumable cartridge is confirmed, the second memory 62 stores the installation detection value (level information) read from the chip. The installation main determination unit 731 retrieves this information from the second memory 62 for detection and determination.
[0362] It should be noted that in the embodiment provided herein, the primary installation determination unit 731 stores a target expected value (level information) for determining whether a consumable cartridge is installed, which is used for secondary determination together with the corrected detection value in the secondary control unit 110. Furthermore, the primary determination unit 73 includes, but is not limited to, the primary installation determination unit 731, and may also include other determination units for detecting various faults that may occur during operation of the printer or consumable cartridge.
[0363] like Figure 51 and Figure 52 As shown, the secondary control element 110 (equivalent to Figure 4 and Figure 6 The memory 110 in the printer includes a secondary processing unit 111, a secondary storage unit 112, and an adjustment unit 113. The secondary processing unit 111 is used to communicate with the second control unit 60 in the printer to execute relevant operating instructions, while the secondary storage unit 112 is used to store information such as manufacturer information, ink volume information, consumables category information, and ink color. When the consumables cartridge is installed on the printer's mounting portion, data transmission, confirmation, and data exchange between the secondary control unit 110 and the printer are achieved through the connection between the terminal and the printer's contact pin portion. The adjustment unit 113 is located between the first signal output pin 131b of the first terminal 131 and the printer's first main terminal HSDA. The adjustment unit 113 includes a comparison unit 1131 and a correction unit 1132. The comparison unit 1131 is used to pre-receive the target expected value (level information) sent by the main determination unit 73 to determine whether the consumables cartridge is installed, and to compare the collected detection values for differences. If the comparison result between the detection value and the expected value is different, the correction unit 1132 is used to adjust the detection value to make it consistent with the expected value at the corresponding moment, and it is input into the second memory 62 of the second control unit 60. The main judgment unit 73 is installed to read the relevant information from the second memory 62 and perform a secondary judgment, thereby improving the detection accuracy and avoiding the problem of instantaneous mutation of the detection value due to external electromagnetic interference or signal interference, which in turn causes the system to falsely report a fault.
[0364] When the switching unit 61 of the second control unit 60 makes the printer and the consumable box in the conductive state, the third main terminal HVDD of the second control unit 60 outputs the power supply voltage VDD to the third pin 133a of the third terminal 133 of the consumable side chip, and the chip changes the reset signal RST from low level to high level (such as Figure 55As shown, the high reset voltage output by the printer's fourth main terminal HRST is transmitted to the fourth signal input pin 134a of the fourth terminal 134. The printer's second main terminal HSCK inputs a clock signal SCK to the second signal input pin 132a of the chip's second terminal 132. The printer then inputs a request signal RS to the first signal input pin 131a of the first terminal 131. The printer is then requested to respond to the chip's first response signal FS and second response signal SS, which are sent to the adjustment unit 113 connected to the chip's first signal output pin 131b of the first terminal 131. After adjustment by the adjustment unit 113, the corresponding signal data of the first response signal FS and the second response signal SS are transmitted to the printer's installation main determination unit 731 for confirmation of whether the consumable cartridge is installed in the printer. Upon receiving the request signal RS designated by the printer, the consumable cartridge outputs the first response signal FS during the first response cycle RT1 (also referred to as the first response cycle T1) and the second response signal SS during the second response cycle RT2 (also referred to as the second response cycle T2). The second response cycle RT2 is the period following the first response cycle RT1.
[0365] like Figure 53 As shown in the figure, when performing short circuit detection and installation detection, the corresponding control process on the consumable box side is as follows:
[0366] Step S531: The sub-processing unit determines whether a request signal RS is input from the printer to the first signal input pin of the first terminal.
[0367] Step S532: Whether the printer is requested to respond;
[0368] Step S533: Receive the target expected value sent from the installation main determination unit and store it in the secondary control element (equivalent to Figure 4 and Figure 6 An adjustment unit of the memory 110);
[0369] Step S534: collecting a first detection value M1 of the first response signal FS at a predetermined first time t1 and inputting the value into the comparison unit in the adjustment unit;
[0370] Step S535: The comparison unit compares the first detection value M1 with the target expected value to determine whether correction is required;
[0371] Step S536: If the first detection value M1 is the same as the target expected value, output the first detection value M1 to the printer;
[0372] Step S537: If the first detection value M1 is different from the target expected value, the first detection value M1 is corrected by a correction unit, and a first corrected detection value M1′ is output to the printer;
[0373] Step S538: collecting a second detection value M2 of the second response signal SS at a predetermined second time t2 and inputting the value into the comparison unit;
[0374] Step S539: The comparison unit compares the second detection value M2 with the target expected value to determine whether correction is required;
[0375] Step S5310: If the second detection value M2 is the same as the target expected value, the second detection value M2 is output to the printer;
[0376] Step S5311: if the second detection value M2 is different from the target expected value, the second detection value M2 is corrected by a correction unit and a second corrected detection value M2′ is output to the printer;
[0377] Step S5312: collecting a third detection value M3 of the second response signal SS at a predetermined third time t3 and inputting the value into the comparison unit;
[0378] Step S5313: The comparison unit compares the third detection value M3 with the target expected value to determine whether correction is required;
[0379] Step S5314: If the third detection value M3 is the same as the target expected value, the third detection value M3 is output to the printer;
[0380] Step S5315: If the third detection value M3 is different from the target expected value, the third detection value M3 is corrected by a correction unit, and a third corrected detection value M3′ is output to the printer.
[0381] like Figure 54 As shown in the figure, when performing short circuit detection and installation detection, the corresponding printer side control process is as follows:
[0382] Step S541: The printer and the consumable box are switched to a conductive state, and the second control unit sends a request signal RS to the consumable box side chip;
[0383] Step S542: the second control unit receives the corrected detection value or the detection value outputted from the adjustment unit of the chip at a predetermined first time t1 in the first response period RT1;
[0384] Step S543: the second control unit receives the corrected detection value or the detection value outputted from the adjustment unit at the predetermined second time t2 and the third time t3 in the second response period RT2;
[0385] Step S544: storing the corrected detection values or detection values corresponding to the time t1 to t3 collected from the adjustment unit into the second memory of the second control unit;
[0386] Step S545: The main installation determination unit of the first control unit 70 reads the corrected detection value or the detection value from the second memory, and performs a secondary determination with the target expected value.
[0387] like Figure 55 As shown, when the switching unit of the second control unit makes the printer and the consumable box in the conductive state, the third main terminal HVDD of the second control unit outputs the power supply voltage VDD to the third pin of the third terminal of the chip, and the reset signal RST changes from a low level to a high level to receive a high reset voltage from the printer to the fourth signal input pin of the fourth terminal of the chip. After the reset voltage is input to the consumable box, the printer inputs a clock signal SCK to the second signal input pin of the second terminal of the chip and inputs a request signal RS to the first signal input pin of the first terminal. Then, the printer is requested to respond to the first response signal FS and the second response signal SS sent by the chip. Specifically: in the first response cycle In period RT1, during cycle D1, the data line LSDA in the second control unit and the first signal input pin of the first terminal of the chip are first set to a high level H, which is used to input the target expected value stored in the determination unit of the first control unit into the adjustment unit of the secondary control unit of the chip. During cycle D2, the potential of the data line LSDA in the second control unit is set to 0V to remove the charge of the data line LSDA. During cycle D2, the driving state of the first main terminal HSDA and the first signal input pin of the first terminal of the chip are set to high impedance to prevent the output of a signal from the first terminal when the second control unit of the printer discharges the data line LSDA during cycle D2 and thereafter. Figure 55 As shown, the request signal RS includes the first execution command BCC1 (equivalent to Figure 9 The first execution command A1), the first identification data DB1 (equivalent to Figure 9 The first identification data B1), the first parity data P1 (equivalent to Figure 9 The first parity data C1), the second execution command BCC2 (equivalent to Figure 9 The second execution command A2), the second identification data DB2 (equivalent to Figure 9 The second identification data B2) and the second parity data P2 (equivalent to Figure 9 The detailed description of the request signal RS is the same as that of the second parity data C2. Figure 9 The corresponding descriptions are the same and will not be repeated here.
[0388] During cycles D5 to D8, the chip's sub-processing unit outputs a first response signal FS to the first signal output pin of the first terminal at a specified time. The first response signal FS is defined as a low-level voltage. The first response signal FS is output to the first signal output pin of the first terminal when the clock signal SCK is high. When the first response signal FS is low, the corresponding clock signal SCK is high. The first time t1 is defined as the period during which the first response signal FS is low. D9 of the first response cycle RT1 is used for parity check (the function of the first parity check data P1).
[0389] During the second response cycle RT2, the second control unit sets the potential of the data line LSDA to 0V, thereby removing the charge from the data line LSDA. During cycle D2, the drive state of the first signal input pin of the first terminal of the chip is set to high impedance. During cycles D5 to D8, the sub-processing unit of the chip outputs a second response signal SS to the first signal output pin of the first terminal at specified times. The second response signal SS includes a low-level voltage and a high-level voltage. The waveform of the second response signal SS is in phase with the waveform of the clock signal SCK input to the second signal input pin of the second terminal at corresponding times. That is, the second response signal SS is high when the clock signal SCK is low, and is low when the clock signal SCK is high. In each of cycles D5 to D8 of the second response cycle RT2, the second time t2 is set as the high-level period of the second response signal SS. The third time t3 is set as the low-level period of the second response signal SS. D9 of the second response cycle RT2 is used for parity checking (the function of the second parity check data P2).
[0390] It should be noted that in this embodiment, the number of consumable cartridges (e.g., ink cartridges) is four, namely, 10A-10D. Therefore, the first response signal FS in the first response cycle RT1 is output from the sub-processing unit 111 of different consumable cartridges 10A-10D. The second response signal SS in the second response cycle RT2 is output from the sub-processing unit 111 of different consumable cartridges 10A-10D. For example, the consumable box 10A outputs the first response signal FS and the second response signal SS to the first signal output pin of the first terminal 131 during each D8 period of the first response cycle RT1 and the second response cycle RT2; the consumable box 10B outputs the first response signal FS and the second response signal SS to the first signal output pin 131b of the first terminal during each D7 period of the first response cycle RT1 and the second response cycle RT2; the consumable box 10C outputs the first response signal FS and the second response signal SS to the first signal output pin 131b of the first terminal 131 during each D6 period of the first response cycle RT1 and the second response cycle RT2; and the consumable box 10D outputs the first response signal FS and the second response signal SS to the first signal output pin 131b of the first terminal during each D5 period of the first response cycle RT1 and the second response cycle RT2. There may also be multiple consumable boxes, each of which outputs the first response signal FS and the second response signal SS to the first signal output pin of the first terminal during corresponding periods of the first response cycle RT1 and the second response cycle RT2.
[0391] like Figure 55 As shown, during the period when the voltage input to the second signal input pin of the second terminal is a high clock voltage, the chip defines the response voltage output by the first signal output pin of the first terminal at a predetermined first moment t1 as a first detection value (corresponding to the first target expected value of the main determination unit stored and installed in the printer), and at the second moment t2 when the voltage input to the second signal input pin of the second terminal is a low clock voltage, the response voltage output is defined as a second detection value (corresponding to the second target expected value of the main determination unit stored and installed in the printer), and thereafter, at the third moment t3 when the voltage input to the second signal input pin of the second terminal is a high clock voltage, the response voltage output is defined as a third detection value (corresponding to the third target expected value of the main determination unit stored and installed in the printer).
[0392] It should be noted that when the clock signal SCK is input to the second signal input pin of the second terminal during periods D1 to D7 of the first response period RT1, the chip changes the driving state of the first signal output pin of the first terminal from high impedance to low level and outputs the first response signal FS to the adjustment unit. The driving state of the first signal output pin switches from low level to high impedance to terminate the output of the first response signal FS. The comparison unit in the adjustment unit compares and determines the collected first detection value M1 with the first target expected value pre-stored in the comparison unit. If the first detection value M1 is the same as the first target expected value, the first detection value M1 is input into the second memory of the second control unit. If the first detection value M1 is different from the first target expected value, the correction unit in the adjustment unit is used to correct the first detection value M1 so that the corrected first corrected detection value M1' is the same as the first target expected value, and the first corrected detection value M1' is input into the second memory of the second control unit.
[0393] When the clock chip SCK is input to the second signal input pin of the clock terminal (i.e., the second terminal) during periods D1 to D7 of the second response period RT2, the driving state of the first signal output pin of the data terminal of the chip changes from high impedance to low, outputting a second response signal SS to the adjustment unit. The switching of the first signal output pin from low to high impedance terminates the output of the second response signal SS. A comparison unit within the adjustment unit compares a second detection value M2 acquired during the second response signal SS period with a second target expected value pre-stored in the comparison unit. If the second detection value M2 is identical to the second target expected value, the second detection value M2 is input to the second memory of the second control unit. If the second detection value M2 is different from the second target expected value, the correction unit within the adjustment unit corrects the second detection value M2 so that the corrected second correction detection value M2′ is identical to the second target expected value, and the second correction detection value M2′ is input to the second memory of the second control unit. Afterwards, the comparison unit is used to compare the third detection value M3 collected during the second response signal SS with the third target expected value pre-stored in the comparison unit. If the third detection value M3 is the same as the third target expected value, the third detection value M3 is input into the second memory of the second control unit. If the third detection value M3 is different from the third target expected value, the correction unit in the adjustment unit is used to correct the third detection value M3 so that the corrected third corrected detection value M3' is the same as the third target expected value, and the third corrected detection value M3' is input into the second memory of the second control unit.
[0394] like Figure 56 and Figure 57As shown, the detection process for determining whether the consumable box is in a normal installation state is as follows: the second control unit sends a request signal RS to the chip of the consumable box in the command cycle CMT (equivalent to the command cycle CT), and the bit of the cycle D8 becomes a high level to specify the target consumable box (for example, consumable box 10A). The target expected value corresponding to the detection of the consumable box in the normal installation state is defined as the first target expected value corresponding to the moment t1 is a low level; the second target expected value corresponding to the moment t2 is a high level; and the third target expected value corresponding to the moment t3 is a low level. The consumable cartridge 10A is loaded into the printer. Level information of the first to third target expected values during the D1 period of the first response cycle RT1 is transmitted to the adjustment unit of the chip in the consumable cartridge 10A for storage. At the first moment t1 of the D8 period of the first response cycle RT1, a first detection value M1 is output from the first signal output pin of the first terminal to the adjustment unit for detection and determination. The first detection value M1 is a low-level signal. At the first moment t2 of the D8 period of the second response cycle RT2, a second detection value M2 is output from the first signal output pin of the first terminal to the adjustment unit for detection and determination. The second detection value is a high-level signal. At the third moment t3 of the D8 period, a third detection value M3 is output from the first signal output pin of the first terminal to the adjustment unit for detection and determination. The third detection value M3 is a low-level signal. The comparison unit in the adjustment unit compares the detection values at times t1 to t3 with the corresponding target expected values, and obtains a determination result that the detection values are the same as the corresponding target expected values. In this case, the detection values from times t1 to t3 do not need to be adjusted by the correction unit, but are directly output to the second memory of the second control unit for storage. The main installation determination unit of the first control unit reads the detection values of t1 to t3 from the second memory, and performs a secondary comparison determination on the target expected values of t1 to t3, and obtains a determination result that the target expected value is the same as the detection value. At this time, the main installation determination unit of the first control unit determines that the consumable box and the printer are in a normal installation state, and the printer sends a print instruction to the consumable box to execute the normal printing process.
[0395] In addition, when the consumable box is not installed in the printer, the driving state of the first main terminal HSDA of the second control unit is low level, and the first detection value M1 output by the second control unit at the first moment t1 of the D8 cycle of the first response cycle RT1 is a low level signal, and the second detection value M2 and the third detection value M3 output at the second moment t2 and the third moment t3 of the D8 cycle of the second response cycle RT2 are both low level signals. At this time, the installation main determination unit of the first control unit determines that the consumable box and the printer are in an abnormal installation state, that is, the consumable box is not installed in the printer.
[0396] It should be noted that before the printer performs each printing operation, it is necessary to perform the above-mentioned installation status detection on the consumable box. During the use of the consumable box, due to external environmental factors such as electromagnetic interference or signal interference or foreign matter between the contacts, during the installation status detection process, the detection value output from the first signal output pin of the first terminal from time t1 to t3 will be abnormal, causing the detection result to be misjudged, and then forcing the printer to stop working. It has been verified that during the use of the printer, even if there are external environmental interference factors, it does not affect the normal printing operation of the printer. Therefore, it is necessary to use the adjustment unit set in the chip to adjust and correct the detection value output by the first signal output pin to improve the detection accuracy, improve the accuracy of the system, and ensure the normal operation of the printer. As shown in the figure
[0397] refer to Figure 57 As shown, due to interference from external environmental factors, the first detection value M1 output from the first signal output pin of the first terminal at the first moment t1 of the D8 cycle in the first response cycle RT1 is a high-level signal, the second detection value M2 output from the first signal output pin at the first moment t2 of the D8 cycle in the second response cycle RT2 is a high-level signal, and the third detection value M3 output from the first signal output pin at the third moment t3 of the D8 cycle is a high-level signal. The comparison unit compares the detection values at moments t1 to t3 with the target expected values, and a determination result is obtained that the detection values are different from the target expected values. In this case, the correction unit needs to correct the corresponding detection values of the detection values from t1 to t3 to make them consistent with the target expected values from t1 to t3, and the corrected detection values from t1 to t3 are input into the second memory of the second control unit for storage. The main installation determination unit of the first control unit reads the corrected detection value from t1 to t3 from the second memory, and performs a secondary comparison determination on the target expected value from t1 to t3, and obtains a determination result that the corrected detection value is exactly the same as the target expected value. At this time, the main installation determination unit of the first control unit determines that the consumable box and the printer are in a normal installation state, and the printer sends a print instruction to the consumable box to execute the normal printing process.
[0398] Example 2:
[0399] As an explanation of the second embodiment provided in this application, only the differences from the above-mentioned first embodiment are described below.
[0400] In this embodiment, Figure 58As shown, a third storage unit 1133 is added to the adjustment unit 113 for storing the corresponding detection values output by the first signal output terminal 131b at time t1 to t3, that is, the detection values at the corresponding time are first collected, and then the detection values are compared and determined by the comparison unit 1131, and the detection values are corrected by the correction unit 1132. In this embodiment, when performing short circuit detection and installation detection, as shown in FIG. Figure 59 As shown, the corresponding control process on the consumable box side is as follows:
[0401] Step S31: The sub-processing unit of the consumables box determines whether a request signal RS is input from the printer to the first signal input pin of the first terminal;
[0402] Step S32: Whether the printer is requested to respond;
[0403] Step S33: receiving the target expected value sent from the installation main determination unit and storing it in the adjustment unit of the secondary control element;
[0404] Step S34: collecting a first detection value M11 of the first response signal FS at a predetermined first time t1 and inputting the value into the third storage unit in the adjustment unit for storage;
[0405] Step S35: collecting the second detection value M22 and the third detection value M33 of the second response signal SS at the predetermined second time t2 and the third time, and inputting them into the third storage unit for storage;
[0406] Step S36: The comparison unit compares the first to third detection values M1-M3 with the target expected values to determine whether correction is required;
[0407] Step S37: If the corresponding detection value is the same as the target expected value, the detection value is output to the printer;
[0408] Step S38: If the corresponding detection value is different from the target expected value, the detection value is corrected by using a correction unit, and the corrected detection value is output to the printer.
[0409] When executing the short circuit detection and installation detection, the corresponding printer side control process is the same as that in the first embodiment and will not be described in detail.
[0410] Preferably, the detection process for determining whether the consumable box is in a normal installation state is as follows: the second control unit sends a request signal RS to the chip of the consumable box in the command cycle CMT, and the bit of cycle D8 becomes a high level to specify the target consumable box (for example, consumable box 10A). The target expected value corresponding to the detection of the consumable box in a normal installation state is defined as the first target expected value corresponding to time t1 is a low level; the second target expected value corresponding to time t2 is a high level; and the third target expected value corresponding to time t3 is a low level. The consumable box 10A is loaded into the printer. Level information of the first to third target expected values in the D1 period of the first response cycle RT1 is transmitted to the adjustment unit of the chip in the consumable box 10A for storage. At the first time t1 of the D8 period of the first response cycle RT1, a first detection value M1 is output from the first signal output pin of the first terminal to the third storage unit of the adjustment unit for storage. The first detection value M1 is a low-level signal. At the first time t2 of the D8 period of the second response cycle RT2, a second detection value M2 is output from the first signal output pin of the first terminal to the third storage unit for storage. The second detection value M2 is a high-level signal. At the third time t3 of the D8 period, the third detection value M3 is output from the first signal output pin of the first terminal for storage. The comparison unit in the adjustment unit reads the detection values from time t1 to time t3 from the third storage unit and compares them with the corresponding target expected values. If a determination result is obtained that the detection values are the same as the corresponding target expected values, the detection values from time t1 to time t3 do not need to be adjusted by the correction unit and are directly output to the second memory of the second control unit for storage. The main installation determination unit of the first control unit reads the detection values of t1 to t3 from the second memory, and performs a secondary comparison determination on the target expected values of t1 to t3, and obtains a determination result that the target expected value is the same as the detection value. At this time, the main installation determination unit of the first control unit determines that the consumable box and the printer are in a normal installation state, and the printer sends a print instruction to the consumable box to execute the normal printing process.
[0411] 4. In the fourth additional example, the chip includes: a substrate having a front surface; a plurality of terminals, each of the plurality of terminals having a contact portion; the plurality of terminals including a first terminal for sending or receiving a data signal; the first terminal including a first contact portion; a second terminal for receiving a clock signal sent by a printer; the second terminal including a second contact portion; a third terminal for receiving an operating voltage provided by the printer; and / or for receiving a reset voltage sent by the printer; the third terminal including a third contact portion, and / or a fourth contact portion; a fifth terminal for receiving a ground voltage provided by the printer. The third terminal in this embodiment is a terminal obtained by merging the third terminal and the fourth terminal in the above-mentioned embodiments before this embodiment. Specific embodiments are as follows:
[0412] Existing chips are limited by the limited number of pins and cannot realize multiple functions. Increasing the number of chip pins will lead to an increase in chip size, complex process and increased manufacturing costs, which is not conducive to installation on the consumable box and has limitations in use.
[0413] Based on the above problems, in a possible implementation, the third terminal and the fourth terminal in the terminal group included in the chip in the above embodiments before this embodiment are merged to obtain the third terminal in this embodiment, which has the advantages of saving chip area, reducing chip size, and facilitating the design and production of printed circuit boards (PCBs). At the same time, it improves the reuse rate of chip terminals, makes program writing more flexible, and facilitates developers to flexibly apply limited chip pin resources to achieve multiple functions.
[0414] Example 1:
[0415] refer to Figure 60 and Figure 61 As shown, based on Figure 46 The chip provided in this embodiment has a secondary control element (equivalent to Figure 4 The memory 110 in the substrate and the plurality of terminals, wherein the sub-control element and the plurality of terminals are arranged on the substrate. The substrate has a front surface 120a, a rear surface 120b ( Figure 61 (not shown), left side 120c, right side 120d, top surface 120e, and bottom surface 120f. The front surface 120a is disposed opposite the rear surface 120b, and the front surface 120a is located on the +X axis side of the rear surface 120b; the left side 120c is disposed opposite the right side 120d, and the left side 120c is located on the -Y axis side of the right side 120d; and the top surface 120e is disposed opposite the bottom surface 120f, and the top surface 120e is located on the +Z axis side of the bottom surface 120f.
[0416] Terminals are provided on the front surface 120a, so the front surface 120a is also referred to as the first terminal surface 120a. The secondary control element can be provided on any one or several surfaces from the front surface 120a to the bottom surface 120f. Preferably, the secondary control element is provided on the rear surface 120b. The specific shape and structure of the chip is not limited. Those skilled in the art can set it according to specific design requirements. For example, the chip can be set to a rectangular structure, a cut-corner rectangular structure, a rounded rectangular structure, a T-shaped structure, a trapezoidal structure, or a parallelogram structure. In addition, there is no limitation on the location of the secondary control element. For example, the secondary control element can be provided on the side of the chip close to the rear end in direction P, or on the side of the chip close to the front end in direction P, or in the middle of the chip. Those skilled in the art can set it according to specific design requirements, and will not be elaborated here.
[0417] refer to Figure 61 and Figure 47 As shown, the chip has positioning holes. Specifically, in this embodiment, the chip has a first hole 121 and a fourth hole 124. The first hole 121 and the fourth hole 124 are both through holes on the substrate, and both pass through the front surface 120a and the rear surface 120b of the substrate. Among them, the first hole 121 is a rectangular recessed portion formed by the upper side 120e and the lower side 120f, and the fourth hole 124 is a through hole portion located on one side of the substrate 120a / 120b close to the side 120f. The chip can be fixed to the consumable box through the first hole 121 and / or the fourth hole 124. Generally, the first positioning post 121a and the second positioning post 121b on the box body of the consumable box will be combined with the first hole 121 and the fourth hole 124 in a protruding manner, and then the chip is fixed to the box body by welding with a hot welding head.
[0418] It should be noted that the number of positioning holes is not limited. Specifically, only one positioning hole (e.g., fourth hole 124) can be provided, or multiple positioning holes can be provided. Furthermore, the shape of the positioning holes is not limited. The positioning holes can be circular, square, or irregularly shaped. Similarly, the specific shape and number of the positioning posts and the restricting portions are not subject to excessive restrictions.
[0419] like Figure 61 As shown, the number of terminals provided in this embodiment is preferably four, but it should be noted that the number of terminals can also be more. The four terminals include: a first terminal 131 for transmitting or receiving data signals; a second terminal 132 (clock terminal) for receiving clock signals; a third terminal 133 for providing an operating voltage to the secondary control element and for resetting the data within the secondary control element; and a fifth terminal 135 for providing a ground voltage to the secondary control element.
[0420] Each terminal has a contact portion, which are the first contact portion C11 to the fifth contact portion C15. The contact portion is the most likely contact area of the contact pin on the terminal when the consumable cartridge is installed on the printer. Figure 61 The middle contact portion is represented by a circle. The first terminal 131 includes a first contact portion C11, the second terminal 132 includes a second contact portion C12, and the third terminal 133 includes a third contact portion C13 and a fourth contact portion C14. The fourth contact portion C14 is located above the third contact portion C13 in the Y direction. The fifth terminal 135 includes a fifth contact portion C15. Furthermore, the fifth terminal 135 is located on the front surface 120a near the right side surface 120d, away from the first terminal 131, the second terminal 132, and the third terminal 133 in the X direction.
[0421] like Figure 62As shown, when the consumable box of this embodiment is installed with the printer, the chip is electrically connected to the contact pins of the installation portion, that is, the first terminal 131, the second terminal 132, the third terminal 133 and the fifth terminal 135 of the chip are electrically connected to the first part 911a of the first contact pin 911, the first part 912a of the second contact pin 912, the first part 913a of the third contact pin 913, the first part 914a of the fourth contact pin 914 and the first part 915a of the fifth contact pin 915 in the contact pin portion respectively.
[0422] It should be noted that there is no limit to the number of positioning posts on the chip mounting portion and positioning holes on the chip substrate. It is sufficient that at least one positioning post is combined with a positioning hole on the chip substrate to complete the fixing of the chip to the box body of the consumable box. Among them, the first terminal 131, the second terminal 132, the third terminal 133 and the fifth terminal 135 of the chip 20 are also constructed to protrude from the front surface 120a in the Y direction. The protruding terminal structure can be columnar or thin-sheet-shaped, etc., and is used when foreign matter or friction debris accumulates or adheres to the corresponding terminal. The foreign matter will slide off the substrate surface from the contact portion under the action of gravity and will be difficult to fall onto the contact portion of other terminals, thereby avoiding adhesion between the two terminals and causing a short circuit, thereby improving the safety of chip use. It should be noted that foreign matter includes but is not limited to conductive liquids such as ink, as well as conductive solids such as wires, staple leads, mechanical pencil leads, friction debris, etc.
[0423] refer to Figure 3 、 Figure 63 and Figure 64 As shown, the above embodiment Figure 51 and Figure 52 Slightly different, specifically, the main chip ( Figure 63(not shown in the figure), the main contact on the main chip is electrically connected to the second part 911b of each contact pin in the contact pin portion, and the contact portion of the chip is electrically connected to the first part 911a of each contact pin in the contact pin portion, that is, the chip on the consumable box side communicates with the main chip in the printer through the contact pin portion. The main chip is provided with a main control element, which includes a first control unit 70 and a second control unit 60. The second control unit 60 is electrically connected to the secondary control element provided in the chip on the consumable box side through multiple wires. The multiple lines include a reset line LRST, a clock line LSCK, a power line LVDD, a data line LSDA, and a ground line LVSS. It should be noted that the number of consumable boxes in this embodiment is four, namely 10A-10D, and the reset line LRST, clock line LSCK, power line LVDD, and data line LSDA on the printer side are independently provided for each of the multiple consumable boxes. The ground line LVSS is provided in common to the multiple consumable boxes. The reset line LRST is a conductor used by the second control unit 60 to send a reset signal RST to the chip; the clock line LSCK is used by the chip to send a clock signal SCK that alternates between high and low levels at a predetermined interval; and the data line LSDA is a conductor used by the second control unit 60 to send and receive a data signal SDA between the chips. The data signal SDA is sent and received synchronously with the clock signal SCK and is used for synchronization between the second control unit 60 and the chip. The ground line LVSS is a conductive line that defines the chip's ground potential VSS. For example, the ground potential VSS is set to 0V. The power line LVDD is a conductor used by the second control unit 60 to provide the chip with a power supply voltage VDD, which is the operating voltage. In this embodiment, the power supply voltage VDD is set to a potential of approximately 3.3V relative to the ground potential VSS.
[0424] like Figure 63 and Figure 64As shown, the corresponding terminals of the chip include signal input or output pins, the first terminal 131 includes a first signal input / output pin 131a, the second terminal 132 includes a second signal input pin 132a, the third terminal 133 includes a third pin 133a and a fourth signal input pin 133b, and the fifth terminal 135 includes a fifth pin 135a. Among them, the main chip includes multiple terminals, the first main terminal HSDA is used to output the data signal SDA to the first signal input / output pin 131a of the first terminal 131 of the chip, or to receive the feedback detection value signal from the first signal input / output pin 131a, the second main terminal HSCK is used to output the clock signal SCK to the second signal input pin 132a of the second terminal 132 of the chip, the third main terminal HVDD is used to output the power supply voltage VDD to the third pin 133a of the third terminal 133 of the chip, the fourth main terminal HRST is used to output the reset signal RST to the fourth signal input pin 133b of the chip through the reset line LRST, and the fifth main terminal HVSS is used to provide a ground potential to the fifth pin 135a of the fifth terminal 135 of the chip.
[0425] like Figure 64 As shown, the printer's first control unit 70 includes a processor 71 and a first storage unit 72. The processor 71 controls the printer's operations by executing various programs stored in the first storage unit 72. The processor 71 also includes a main determination unit 73, which is used to determine the type of fault in the printer or consumable cartridge. Fault types include, but are not limited to, determining whether a consumable cartridge is installed in the printer or whether there is a short circuit between terminals of the consumable cartridge-side chip. In this embodiment, the main determination unit 73 includes an installation main determination unit 731 and a short circuit determination unit 732. The installation main determination unit 731 is used to determine whether a consumable cartridge is installed in the printer, and the short circuit determination unit 732 is used to determine whether a short circuit occurs between the chip's first terminal 131 and the second terminal 132, third terminal 133, and fifth terminal 135. Furthermore, the printer's second control unit 60 includes a switching unit 61 and a second storage unit 62. The switching unit 61 controls the connection or disconnection between the printer and the consumable cartridge based on high or low voltage levels, that is, the connection or disconnection between the first control unit 70 and the secondary control elements of the consumable cartridge-side chip. When it is confirmed that the printer and the consumable box are in a conductive state, the second memory 62 stores the detection value (level information) related to the installation read from the chip, and the installation main judgment unit 731 or the short circuit judgment unit 732 retrieves the information from the second memory 62 for detection and judgment.
[0426] It should be noted that in the embodiment provided herein, the primary installation determination unit 731 stores a target expected value (level information) for determining whether a consumable cartridge is installed, and the short circuit determination unit 732 stores a target expected value (level information) for determining whether a short circuit has occurred between the first terminal 131 and the second terminal 132, the third terminal 133, and the fifth terminal 135. These values are compared with the detection values collected by the secondary control unit of the chip to output the fault type. Furthermore, the primary determination unit 73 includes, but is not limited to, the primary installation determination unit 731, and may also include other determination units for detecting various faults that may occur during operation of the printer or consumable cartridge.
[0427] like Figure 64 As shown, the secondary control element includes a secondary processing unit 111 and a secondary storage unit 112. The secondary processing unit 111 is used to communicate with the second control unit 60 in the printer to execute relevant operating instructions, while the secondary storage unit 112 is used to store information such as manufacturer information, ink volume information, consumable type information, and ink color. When the consumable cartridge is installed in the printer's mounting area, data transmission, confirmation, and data exchange between the secondary control element and the printer are carried out. This is achieved through the connection between the terminal and the printer's contact pin.
[0428] like Figure 65 As shown in the figure, when performing short circuit detection or installation detection, the corresponding control process on the consumable box side is as follows:
[0429] Step S651: The sub-processing unit of the consumables box determines whether a request signal RS is input from the printer to the first signal input / output pin of the first terminal;
[0430] Step S652: Whether the printer is requested to respond;
[0431] Step S653: collecting a first detection value M1 of the first response signal FS at a predetermined first time t1 and outputting it from the first signal input / output pin;
[0432] Step S654 : collecting the second detection value M2 and the third detection value M3 of the second response signal SS at the predetermined second time t2 and the third time t3 , and outputting them from the first signal input / output pin.
[0433] like Figure 66 As shown in the figure, when performing short circuit detection and installation detection, the corresponding printer side control process is as follows:
[0434] Step S661: The printer and the consumables box are switched to a conductive state, and the second control unit sends a request signal RS to the consumables box side chip;
[0435] Step S662: the second control unit receives a first detection value M1 output from the first signal input / output pin of the chip at a predetermined first time t1 in the first response cycle RT1;
[0436] Step S663: the second control unit receives the second detection value M2 and the third detection value M3 outputted from the first signal input / output pin at the predetermined second time t2 and the third time t3 in the second response period RT2 respectively;
[0437] Step S664: storing the collected detection values corresponding to time t1 to time t3 in the second memory of the second control unit;
[0438] Step S665: The main determination unit reads the detection values from time t1 to time t3 from the second control unit, and compares them with the target expected values to determine the fault type.
[0439] refer to Figure 55 and Figure 56 In this embodiment and the third additional embodiment, Figure 55 and Figure 56 The description is different:
[0440] The printer inputs a request signal RS to the first signal input / output pin of the first terminal. The printer is then requested to respond to the first response signal FS and the second response signal SS sent by the chip to the first signal input / output pin of the chip connected to the first terminal. The first response signal FS and the second response signal SS are transmitted to the main determination unit in the printer through the first signal input / output pin to confirm that a fault has occurred in the printer or the consumable box. When the consumable box receives the request signal RS specified by it from the printer, it outputs the first response signal FS during the first response period RT1 and the second response signal SS in the second response cycle RT2. The second response cycle RT2 is the period after the first response cycle RT1. The rest of the content is the same as that in the first embodiment of the third additional example. Figure 55 and Figure 56 The contents shown are the same and will not be repeated here.
[0441] refer to Figure 56 As shown, in this embodiment, during the period when the voltage input to the second signal input terminal of the second terminal is a high clock voltage, the chip defines the response voltage output by the first signal input / output pin of the first terminal at a predetermined first moment t1 as a first detection value M1, and at the second moment t2 when the voltage input to the second signal input terminal of the second terminal is a low clock voltage, the response voltage output is defined as a second detection value M2, and thereafter, at the third moment t3 when the voltage input to the second signal input terminal of the second terminal is a high clock voltage, the response voltage output is defined as a third detection value M3.
[0442] It should be noted that when the clock signal SCK is input to the second signal input pin of the second terminal 132 in the periods D1 to D7 of the first response period RT1, the chip changes the driving state of the first signal input / output pin of the first terminal from high impedance to low level, and outputs the first response signal FS, that is, the first detection value M1, to the second memory of the second control unit. The driving state of the first signal input / output pin is switched from low level to high impedance to end the output of the first response signal FS.
[0443] When the clock chip SCK is input to the second signal input pin of the clock terminal in periods D1 to D7 in the second response period RT2, the driving state of the first signal input / output pin of the chip's output pin changes from high impedance to low level, and the second response signal SS is output to the second memory of the second control unit. The switching of the first signal input / output pin from low level to high impedance ends the output of the second response signal SS.
[0444] refer to Figure 55 and Figure 56 As shown, in this embodiment, the detection process for determining whether the consumable box is in a normal installation state is as follows: the second control unit sends a request signal RS to the chip of the consumable box in the command cycle CMT, and the bit of the cycle D8 becomes a high level to specify the target consumable box (for example, consumable box 10A). The target expected value corresponding to the detection of the consumable box in the normal installation state is defined as the first target expected value corresponding to the moment t1 is a low level; the second target expected value corresponding to the moment t2 is a high level; and the third target expected value corresponding to the moment t3 is a low level. When the consumable cartridge 10A is installed in the printer, at the first time t1 of the D8 cycle in the first response cycle RT1, the first signal input / output pin of the first terminal outputs a first detection value M1 to the second memory of the second control unit. This first detection value M1 is a low-level signal. At the second time t2 of the D8 cycle in the second response cycle RT2, the first signal input / output pin outputs a second detection value M2 to the second memory of the second control unit. This second detection value is a high-level signal. At the third time t3 of the D8 cycle, the first signal input / output pin outputs a third detection value M3 to the second memory of the second control unit. This third detection value M3 is a low-level signal. The main installation determination unit of the first control unit reads the detection values from t1 to t3 from the second memory and compares them with the target expected values from t1 to t3. If the target expected values are equal to the detection values, the main installation determination unit of the first control unit determines that the consumable cartridge and the printer are properly installed. The printer then issues a print command to the consumable cartridge, executing the normal printing process.
[0445] In addition, when the consumable box is not installed in the printer, the driving state of the first main terminal HSDA of the second control unit is low level, and the first detection value M1 output by the second control unit at the first moment t1 of the D8 cycle of the first response cycle RT1 is a low level signal, and the second detection value M2 and the third detection value M3 output at the second moment t2 and the third moment t3 of the D8 cycle of the second response cycle RT2 are both low level signals. At this time, the installation main determination unit of the first control unit determines that the consumable box and the printer are in an abnormal installation state, that is, the consumable box is not installed in the printer.
[0446] In addition, reference Figure 56 As shown, in this embodiment, during the use of the consumable box, foreign matter or friction debris may accumulate or adhere between the first terminal and the second terminal and the third terminal, thereby causing a short circuit between the two terminals. Preferably, the determination process when a short circuit occurs between the first terminal and the second terminal is as follows: the second control unit sends a request signal RS to the chip of the consumable box during the instruction period CMT, and the bit of period D8 becomes high to specify the target consumable box 10A. The target expected value corresponding to the detection of the consumable box in a normal state without a short circuit is defined as the first target expected value corresponding to time t1 is low; the second target expected value corresponding to time t2 is high; and the third target expected value corresponding to time t3 is low. The consumables cartridge 10A is installed in the printer. At the first moment t1 of cycle D8 in the first response cycle RT1, the first signal input / output pin of the first terminal outputs a first detection value M1 to the second memory of the second control unit. This first detection value M1 is a high-level signal. At the second moment t2 of cycle D8 in the second response cycle RT2, the first signal input / output pin outputs a second detection value M2 to the second memory of the second control unit. This second detection value is a low-level signal. At the third moment t3 of cycle D8, the first signal input / output pin outputs a third detection value M3 to the second memory of the second control unit. This third detection value M3 is a low-level signal. The short-circuit determination unit of the first control unit reads the detection values from t1 to t3 from the second memory and compares them with the target expected values from t1 to t3. If the target expected value and the detection value are different, the short-circuit determination unit of the first control unit determines that a short circuit has occurred between the first and second terminals. The short-circuit detection and determination methods for the first and third terminals are similar and will not be further described.
[0447] Example 2:
[0448] As an explanation of the second embodiment provided in the application, only the differences from the above-mentioned first embodiment are described below.
[0449] like Figure 67As shown, in this embodiment, the number of terminals is preferably four, but it should be noted that the number of terminals can also be more. The four terminals include: a first terminal 131 for transmitting or receiving data signals; a second terminal 132 (clock terminal) for receiving clock signals; a third terminal 133 for providing an operating voltage to a secondary control element; and a fifth terminal 135 for providing a ground voltage to the secondary control element.
[0450] Each terminal has a contact portion, which is the area on the terminal where the contact pin is most likely to make contact when the consumables cartridge is installed in the printer. The contact portions are represented by circles. The first terminal 131 includes a first contact portion C11, the second terminal 132 includes a second contact portion C12, the third terminal 133 includes a third contact portion C13, and the fifth terminal 135 includes a fifth contact portion C15. Furthermore, the fifth terminal 135 is configured to be located on the front surface 120a near the right side surface 120d, away from the first terminal 131, the second terminal 132, and the third terminal 133 in the X direction.
[0451] like Figure 68 As shown, when the consumable box of this embodiment is installed with the printer, the chip is electrically connected to the contact pins of the installation portion, that is, the first terminal 131, the second terminal 132, the third terminal 133 and the fifth terminal 135 of the chip are electrically connected to the first part 911a of the first contact pin 911, the first part 912a of the second contact pin 912, the first part 913a of the third contact pin 912 and the first part 915a of the fifth contact pin 915 in the contact pin portion respectively.
[0452] like Figure 69As shown, the corresponding terminals of the chip include signal input or output pins. The first terminal 131 includes a first signal input / output pin 131a, the second terminal 132 includes a second signal input pin 132a, the third terminal 133 includes a third pin 133a, and the fifth terminal 135 includes a fifth pin 135a. The chip also includes a fourth signal input pin 133b. A delay unit 170 is added between the third pin 133a and the fourth signal input pin 133b, and the level conversion of the fourth signal input pin 133b is controlled by the third terminal 133. It should be noted that the delay unit 170 can be an RC delay circuit, a monostable delay circuit, a transistor delay circuit, or a 555 timing circuit. The delay time can be adjusted by the user according to actual usage. This circuit design can prevent the chip from burning due to a large voltage at the moment the power is turned on. The main chip includes multiple terminals, the first main terminal HSDA is used to output the data signal SDA to the first signal input / output pin 131a of the first terminal 131 of the chip, or to receive the feedback detection value signal from the first signal input / output pin 131a, the second main terminal HSCK is used to output the clock signal SCK to the second signal input pin 132a of the second terminal 132 of the chip, the third main terminal HVDD is used to output the power supply voltage VDD to the third pin 133a of the third terminal 133 of the chip, and the fifth main terminal HVSS is used to provide a ground potential to the fifth pin 135a of the fifth terminal 135 of the chip.
[0453] like Figure 70 As shown, the process for determining whether the consumable cartridge is properly installed and whether a short circuit occurs between the first terminal and the second terminal or the third terminal differs from that in Example 1 in that: when the switching unit of the second control unit turns the printer and the consumable cartridge into a conductive state, the third main terminal HVDD of the second control unit outputs the power supply voltage VDD to the third pin of the third terminal of the chip. After a certain delay time by the delay unit, the chip reset signal RST and the power supply signal VDD are synchronously changed from a low level to a high level. The high-level signal output from the third pin of the third terminal (serving as a high reset voltage) is transmitted to the fourth signal input pin. After the reset voltage is input to the consumable cartridge, the printer inputs a clock signal SCK to the second signal input pin of the second terminal of the chip and a request signal RS to the first signal input / output pin of the first terminal. The printer is then requested to respond to the first response signal FS and the second response signal SS sent by the chip. The remaining detection methods are the same as those in Example 1 and are not further described.
[0454] 5. In the fifth additional example, the chip includes multiple terminals and a secondary control unit; the secondary control unit includes: a processing unit for communicating with the control unit in the printer to execute relevant operating instructions; a secondary storage unit for storing program information related to the operation of the consumable box; a pre-check unit, which is arranged between the signal output pin of a terminal and a main terminal of the printer, and the pre-check unit includes: a comparison module for receiving the detection value at the corresponding moment output by a signal output pin of the terminal corresponding to the pre-check unit, and performing a consistency check between the detection value and the target expected value at the corresponding moment; a logic switch for controlling the signal on and off between the signal output pin of the terminal corresponding to the pre-check unit and the main terminal of the printer corresponding to the pre-check unit according to the consistency check result. Specific embodiments are as follows:
[0455] Currently, after the consumable box is installed on the printer, the printer manufacturer will have the printer perform complex installation status detection (whether the consumable box is installed on the printer) and short circuit detection (whether there is a short circuit between the terminals on the chip). It relies on whether the voltage values of the relevant signals collected at different times are consistent with the preset values to determine whether the installation detection and short circuit detection have passed. This detection technology involves data exchange and processing and analysis on both sides of the printer and the consumable box (mainly the chip). During use, the consumable box will be interfered with by external factors such as electromagnetic interference, signal interference, and conductive foreign matter between contacts. As a result, the detection value output from the signal output pin of the chip terminal of the consumable box at the corresponding moment is abnormal, resulting in erroneous detection results and interference with user judgment. Therefore, it is necessary to introduce a relatively independent detection mechanism on the chip side to ensure that users can obtain correct consumable detection results.
[0456] Based on the above problems, in a possible implementation, the chip includes multiple terminals and a secondary control unit. The secondary control unit includes a processing unit, a secondary storage unit and a pre-inspection unit. The pre-inspection unit includes a comparison module and a logic switch, which enables the consumable box side to perform installation inspection and short-circuit detection by itself through the chip, ensuring that the user obtains correct test results, and when the signal is abnormal, there is no need for the printer to make a secondary judgment, which can save computing power on the printer side and shorten the detection process, so that the user can be informed earlier of consumable abnormalities.
[0457] refer to Figure 3 、 Figure 71 and Figure 72 As shown, the main chip ( Figure 71(not shown in the figure), the main contact on the main chip is electrically connected to the second part 911b of each contact pin in the contact pin portion, and the contact portion of the chip is electrically connected to the first part 911a of each contact pin in the contact pin portion, that is, the chip on the consumable box side communicates with the main chip in the printer through the contact pin portion. The main chip is provided with a main control element, which includes a first control unit 70 and a second control unit 60. The second control unit 60 is electrically connected to the secondary control element provided in the chip on the consumable box side through multiple wires. The multiple lines include a reset line LRST, a clock line LSCK, a power line LVDD, a data line LSDA, and a ground line LVSS. It should be noted that the number of consumable boxes in this embodiment is four, namely 10A-10D, and the reset line LRST, clock line LSCK, power line LVDD, and data line LSDA on the printer side are independently provided for each of the multiple consumable boxes. The ground line LVSS is provided in common to the multiple consumable boxes. The reset line LRST is a conductor used by the second control unit 60 to send a reset signal RST to the chip; the clock line LSCK is used by the chip to send a clock signal SCK that alternates between high and low levels at a predetermined interval; and the data line LSDA is a conductor used by the second control unit 60 to send and receive a data signal SDA between the chips. The data signal SDA is sent and received synchronously with the clock signal SCK and is used for synchronization between the second control unit 60 and the chip. The ground line LVSS is a conductive line that defines the chip's ground potential VSS. For example, the ground potential VSS is set to 0V. The power line LVDD is a conductor used by the second control unit 60 to provide the chip with a power supply voltage VDD, which is the operating voltage. In this embodiment, the power supply voltage VDD is set to a potential of approximately 3.3V relative to the ground potential VSS.
[0458] like Figure 71 and Figure 72As shown, the corresponding terminals of the chip include signal input or output pins, the first terminal 131 includes a first signal input pin 131a and a first signal output pin 131b, the second terminal 132 includes a second signal input pin 132a, the third terminal 133 includes a third pin 133a, the fourth terminal 134 includes a fourth signal input pin 134a, and the fifth terminal 135 includes a fifth pin 135a. Among them, the main chip includes multiple terminals, the first main terminal HSDA is used to output the data signal SDA to the first signal input pin 131a of the first terminal 131 of the chip, or to receive the feedback detection value signal from the first signal output pin 131b of the first terminal 131, the second main terminal HSCK is used to output the clock signal SCK to the second signal input pin 132a of the second terminal 132 of the chip, the third main terminal HVDD is used to output the power supply voltage VDD to the third pin 133a of the third terminal 133 of the chip, the fourth main terminal HRST is used to output the reset signal RST to the fourth signal input pin 134a of the fourth terminal 134 of the chip through the reset line LRST, and the fifth main terminal HVSS is used to provide a ground potential to the fifth pin 135a of the fifth terminal 135 of the chip.
[0459] like Figure 71 and Figure 72 As shown, the printer's first control unit 70 includes a processor 71 and a first storage unit 72. The processor 71 controls the printer's operations by executing various programs stored in the first storage unit 72. The processor 71 also includes a main determination unit 73, which is used to determine whether the consumable cartridge is properly installed in the printer. In this embodiment, the main determination unit 73 includes an installation main determination unit 731, which is used to determine whether the consumable cartridge is installed in the printer. Furthermore, the printer's second control unit 60 includes a switching unit 61 and a second memory 62. The switching unit 61 controls the connection or disconnection between the printer and the consumable cartridge based on high and low voltage levels, specifically the connection or disconnection between the first control unit 70 and the secondary control element of the consumable chip. Upon confirming that the printer and consumable cartridge are connected, the second memory 62 stores the installation detection value (level information) read from the chip. The installation main determination unit 731 retrieves this information from the second memory 62 for detection and determination. The processor 71 further includes a communication determination unit 74 , which is used to monitor data communication between the printer and the chip, and report an error when any communication link (LSDA, LRST, LSCK, LVDD, LVSS) between the main chip and the chip is blocked.
[0460] It should be noted that in the embodiment provided herein, the primary determination unit 731 stores a target expected value (level information) for determining whether a consumable cartridge is installed, which is used to perform a secondary determination based on the detection value detected by the secondary control unit. Furthermore, the primary determination unit 73 includes, but is not limited to, the primary determination unit 731, and may also include other determination units for detecting various faults that may occur during operation of the printer or consumable cartridge.
[0461] like Figure 71 and Figure 72 As shown, the secondary control element includes a secondary processing unit 111, a secondary storage unit 112, and a pre-check unit 114. The secondary processing unit 111 is used to communicate with the second control unit 60 in the printer to execute relevant operating instructions, while the secondary storage unit 112 is used to store information such as manufacturer information, ink volume information, consumables category information, and ink color. When the consumables cartridge is installed on the printer's mounting portion, data transmission, confirmation, and data exchange between the secondary control element and the printer are carried out. This is achieved through the connection between the terminal and the printer's contact pin. The pre-check unit 114 is located between the first signal output pin 131b of the first terminal 131 and the printer's first main terminal HSDA. The pre-check unit 114 includes a comparison module 1141 and a logic switch 1142. The comparison module 1141 is used to pre-receive the target expected value (level information) sent by the main determination unit 73 to determine whether the consumables cartridge is installed, and then compare the collected detection values. If the detected value matches the expected value, comparison module 1141 outputs a maintain signal to logic switch 1142, which maintains signal communication between first signal output pin 131b and first main terminal HSDA. Comparison module 1141 then outputs the detected value to second memory 62 of second control unit 60, allowing primary determination unit 73 to retrieve the relevant information from second memory 62 and perform a secondary determination, thus successfully completing printer-side detection. Logic switch 1142 can be a physical switch or can be configured with two parallel branches with significantly different impedances. Based on the control signal output by the comparison module, one of the parallel branches is selected for connection between first signal output pin 131b and first main terminal HSDA.
[0462] If the comparison result between the detection value and the expected value is different, the comparison module 1141 will output a blocking signal to the logic switch 1142, and the logic switch 1142 will block the signal communication between the first signal output pin 131b and the first main terminal HSDA. The printer side will trigger an error report from the communication judgment unit 74 due to the communication blockage, and the user will know that there is a problem with the consumable box. This is equivalent to the consumable side completing the installation detection and short-circuit detection in advance and detecting the installation or short-circuit fault of the consumable box, and alerting the user through the printer. In the above detection process, the printer is only responsible for reporting errors and reminding the user, and does not need to make a secondary judgment. Therefore, the relevant process is relatively simple, which helps to save computing power resources on the printer side. Moreover, since the printer has an extremely fast response speed for detecting communication conditions, it can notify the user earlier that there is a fault in the consumable box.
[0463] Under the above detection mechanism, only printer errors caused by communication blockage indicate that there is a problem with the consumables themselves. Other forms of errors do not mean that there is a problem with the consumables. Therefore, it can effectively eliminate the interference caused by signal errors and printer misjudgments, and users can more promptly and accurately determine whether there is an abnormality in the consumable box.
[0464] When the switching unit 61 of the second control unit 60 makes the printer and the consumable box in the conductive state, the third main terminal HVDD of the second control unit 60 outputs the power supply voltage VDD to the third pin 133a of the third terminal 133 of the consumable side chip, and the chip changes the reset signal RST from low level to high level (such as Figure 55 As shown, the high reset voltage output by the printer's fourth main terminal HRST is transmitted to the fourth signal input pin 134a of the fourth terminal 134. The printer's second main terminal HSCK inputs a clock signal SCK to the second signal input pin 132a of the chip's second terminal 132. The printer then inputs a request signal RS to the first signal input pin 131a of the first terminal 131. The printer is then requested to respond to the first response signal FS and the second response signal SS sent by the chip, which are sent to the pre-check unit 114 connected to the first signal output pin 131b of the chip's first terminal 131. After adjustment by the pre-check unit 114, the corresponding signal data of the first response signal FS and the second response signal SS are transmitted to the installation main determination unit 731 in the printer to confirm whether the consumable cartridge is installed in the printer. Upon receiving the request signal RS designated by the printer, the consumable cartridge outputs the first response signal FS during the first response period RT1 and the second response signal SS during the second response period RT2, which occurs after the first response period RT1.
[0465] like Figure 73 As shown in the figure, when performing short circuit detection and installation detection, the corresponding control process on the consumable box side is as follows:
[0466] Step S761: Determine, by the sub-processing unit, whether a request signal RS is input from the printer to the first signal input pin of the first terminal.
[0467] Step S762: Determine, by the secondary processing unit, whether a printer is requested to respond;
[0468] Step S763: receiving the target expected value sent from the installation main determination unit and storing it in the pre-check unit of the secondary control element;
[0469] Step S764: collecting a first detection value M1 of the first response signal FS at a predetermined first time t1 and inputting the value into a comparison module in the pre-detection unit;
[0470] Step S765: Determine whether the first detection value M1 is consistent with the target expected value through the comparison module. If yes, execute step S766; otherwise, execute step S767;
[0471] Step S766: Send a maintenance signal to the logic switch and output the first detection value M1 to the printer, and then continue to step S768;
[0472] Step S767: Sending a blocking signal to the logic switch and cutting off the signal communication between the first signal output pin and the first main terminal HSDA via the logic switch 1142;
[0473] Step S768: collecting a second detection value M2 of the second response signal SS at a predetermined second time t2 and inputting the value into the comparison module;
[0474] Step S769: Determine whether the second detection value M2 is consistent with the target expected value through the comparison module. If yes, execute step S7610; otherwise, execute step S7611;
[0475] Step S7610: Send a maintenance signal to the logic switch and output the second detection value M2 to the printer, and then proceed to step S7612;
[0476] Step S7611: sending a blocking signal to the logic switch and cutting off the signal communication between the first signal output pin 131b and the first main terminal HSDA through the logic switch;
[0477] Step S7612: collecting a third detection value M3 of the second response signal SS at a predetermined third time t3 and inputting the value into the comparison module;
[0478] Step S7613: Determine whether the third detection value M3 is consistent with the target expected value through the comparison module. If yes, execute step S7614; otherwise, execute step S7615;
[0479] Step S7614: Sending a maintain signal to the logic switch and outputting the third detection value M3 to the printer;
[0480] Step S7615: Sending a blocking signal to the logic switch and cutting off the signal communication between the first signal output pin 131b and the first main terminal HSDA through the logic switch.
[0481] like Figure 74 As shown in the figure, when performing short circuit detection and installation detection, if the consumables box is normal, the control flow on the corresponding printer side is as follows:
[0482] Step S721: The printer and the consumable box are switched to a conductive state, and the second control unit sends a request signal RS to the consumable box side chip;
[0483] Step S722: the second control unit receives the detection value output from the pre-detection unit of the chip at the first time t1 predetermined in the first response cycle RT1;
[0484] Step S723: the second control unit receives the detection value output from the pre-detection unit at the predetermined second time t2 and the third time t3 in the second response cycle RT2;
[0485] Step S724: storing the detection values corresponding to the time t1 to t3 collected from the pre-detection unit into the second memory 62 of the second control unit;
[0486] Step S725: The primary installation determination unit of the first control unit reads the detection value from the second memory 62 and performs a secondary determination with the target expected value.
[0487] Test Figure 55 and Figure 56 In this embodiment and the third additional embodiment, Figure 55 and Figure 56 The description is different in that: in the first response cycle RT1, in cycle D1, the data line LSDA in the second control unit and the first signal input pin of the first terminal of the chip are first set to a high level H, which is used to input the target expected value stored in the determination unit in the first control unit to the pre-check unit in the secondary control unit of the chip, and in cycle D2, the potential of the data line LSDA of the second control unit is set to 0V to remove the charge of the data line LSDA, and in cycle D2, the driving state of the first main terminal HSDA and the first signal input pin of the first terminal of the chip are set to high impedance to prevent the output of a signal from the first terminal when the second control unit of the printer discharges the data line LSDA in cycle D2 and thereafter.
[0488] It should be noted that when the clock signal SCK is input to the second signal input terminal of the second terminal in periods D1 to D7 of the first response cycle RT1, the chip changes the driving state of the first signal output terminal of the first terminal from high impedance to low level, and outputs the first response signal FS to the pre-check unit 114. The driving state of the first signal output terminal switches from low level to high impedance to end the output of the first response signal FS. The comparison module 1141 in the pre-check unit 114 compares the collected first detection value M1 with the first target expected value pre-stored in the comparison module. If the first detection value M1 is the same as the first target expected value, a maintenance signal is sent to the logic switch 1142 in the pre-check unit 114, and the first detection value M1 is input into the second memory of the second control unit. After receiving the maintenance signal, the logic switch can maintain the signal communication between the first signal output pin and the first main terminal HSDA, thereby ensuring that the above-mentioned signal transmission process can be executed smoothly. If the first detection value M1 is different from the first target expected value, a blocking signal is sent to the logic switch, and the logic switch immediately blocks the signal communication between the first signal output pin and the first main terminal HSDA, causing the communication determination unit on the printer side to report an error due to communication blocking.
[0489] If the first response cycle RT1 of the clock signal SCK detects normal operation, during periods D1 to D7 of the second response cycle RT2, when the clock chip SCK is input to the second signal input terminal of the clock terminal, the driving state of the first signal output terminal of the chip's data terminal output pin changes from high impedance to low, outputting a second response signal SS to the pre-check unit. The switching of the first signal output terminal from low to high impedance terminates the output of the second response signal SS. The comparison module in the pre-check unit 114 compares the second detection value M2 collected during the second response signal SS with a second target expected value pre-stored in the comparison module. If the second detection value M2 is the same as the second target expected value, a maintain signal is sent to the logic switch 1142 in the pre-check unit 114, and the second detection value M2 is input to the second memory of the second control unit. If the second detection value M2 is different from the second target expected value, a block signal is sent to the logic switch, which blocks signal communication between the first signal output pin and the first main terminal HSDA, causing the communication determination unit on the printer to report an error due to the communication blockage.
[0490] Afterwards, the comparison module is used to compare and determine the third detection value M3 collected during the second response signal SS with the third target expected value pre-stored in the comparison module. If the third detection value M3 is the same as the third target expected value, a maintenance signal is sent to the logic switch in the pre-inspection unit, and the third detection value M3 is input into the second memory of the second control unit. If the third detection value M3 is different from the third target expected value, a blocking signal is sent to the logic switch, and the logic switch immediately blocks the signal communication between the first signal output pin and the first main terminal HSDA, causing the communication determination unit to report an error due to communication blocking on the printer side.
[0491] refer to Figure 56 As shown, in this embodiment, the detection process for determining whether the consumable box is in a normal installation state is as follows: the second control unit sends a request signal RS to the chip of the consumable box during the instruction period CMT, and the bit of the period D8 becomes a high level to specify the target consumable box (such as consumable box A). The target expected value corresponding to the detection of the consumable box in the normal installation state is defined as the first target expected value corresponding to the moment t1 is a low level; the second target expected value corresponding to the moment t2 is a high level; and the third target expected value corresponding to the moment t3 is a low level. The consumable box A is loaded into the printer. The level information of the first to third target expected values in the D1 period of the first response cycle RT1 is transmitted to the pre-detection unit of the chip in the consumable box A for storage. At the first moment t1 of the D8 period of the first response cycle RT1, the first detection value M1 is output from the first signal output pin of the first terminal to the pre-detection unit 114 for detection and judgment. The first detection value M1 is a low-level signal. At the first moment t2 of the D8 period of the second response cycle RT2, the second detection value M2 is output from the first signal output pin of the first terminal to the pre-detection unit for detection and judgment. The second detection value is a high-level signal. At the third moment t3 of the D8 period, the third detection value M3 is output from the first signal output pin of the first terminal to the pre-detection unit for detection and judgment. The third detection value M3 is a low-level signal. The comparison module in the pre-detection unit compares the detection values at moments t1 to t3 with the corresponding target expected values, and obtains a determination result that the detection values are the same as the corresponding target expected values. The detection values from moments t1 to t3 can then be directly output to the second memory 62 of the second control unit 60 for storage. The installation main determination unit 731 of the first control unit 70 reads the detection value of t1 to t3 from the second memory, and performs a secondary comparison determination on the target expected value of t1 to t3. If the target expected value and the detection value are the same, the installation main determination unit of the first control unit determines that the consumable box and the printer are in a normal installation state. The printer sends a print instruction to the consumable box and executes the normal printing process. The rest of the content is the same as that of the first embodiment of the third additional example. Figure 55 、 56 The contents shown are the same and will not be repeated here.
[0492] Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present application, rather than to limit them. Although the present application has been described in detail with reference to the aforementioned embodiments, those skilled in the art should understand that they can still modify the technical solutions described in the aforementioned embodiments, or make equivalent replacements for some or all of the technical features therein. These modifications or replacements do not deviate the essence of the corresponding technical solutions from the scope of the technical solutions of the embodiments of the present application.
Claims
1. A chip, characterized in that: include: A terminal group, used for electrically connecting to a printer, the terminal group including a first terminal, the first terminal being used for receiving a data signal sent by the printer, the data signal including a request signal, and the request signal including a high level and a low level; a memory for storing information, the memory comprising a clock circuit and a processing device, the processing device recording a moment when the high level is detected as a first moment, and recording a moment when the low level is detected as a second moment; the processing device verifying a first clock signal period of the clock circuit based on the first moment and the second moment; The processing device determines whether to update the first clock signal cycle of the clock circuit according to the verification result, so as to synchronize the first clock signal cycle with the second clock signal cycle of the printer.
2. The chip according to claim 1, characterized in that The processing device verifies the first clock signal period of the clock circuit according to the first moment and the second moment, including: Acquire a calibration value between the first clock signal period and the second clock signal period according to the first moment, the second moment, and the first clock signal period; Obtaining a predicted clock signal period corresponding to the second clock signal period according to the calibration value and the first clock signal period; determining a verification time according to the second time and the predicted clock signal period; The verification result is determined according to the verification time.
3. The chip according to claim 2, characterized in that The determining the verification result according to the verification time includes: At the verification moment, detecting whether the request signal is converted from the low level to the high level; Determining a third moment as a moment when the request signal is detected to be converted from the low level to the high level; Obtaining a difference between the verification time and the third time; The verification result is determined according to the difference.
4. The chip according to claim 3, characterized in that Determining the verification result according to the difference includes: If the difference is less than or equal to a first set threshold, determining that the verification result is a passed verification; If the difference is greater than the first set threshold, the verification result is determined to be verification failure.
5. The chip according to claim 4, characterized in that The processing device determines, according to the verification result, whether to update the first clock signal period of the clock circuit, including: If the verification result is that the verification passes and the difference is less than or equal to a second set threshold, determining not to update the first clock signal period of the clock circuit, and the second set threshold is less than the first set threshold; If the verification result is that the verification is passed, and the difference is greater than the second set threshold, and the difference is less than or equal to the first set threshold, determining to update the first clock signal period of the clock circuit, and updating the first clock signal period to the predicted clock signal period; If the verification result is failure, it is determined not to update the first clock signal period of the clock circuit.
6. The chip according to claim 5, characterized in that Also includes: The processing device outputs a corresponding level signal to the printer according to the request signal, so that the printer performs detection according to the voltage value corresponding to the level signal.
7. The chip according to claim 5, characterized in that After the processing device determines not to update the first clock signal cycle of the clock circuit, the method further includes: the memory sending a low-level reset signal to the printer.
8. The chip according to any one of claims 1 to 7, characterized in that The request signal is used to realize installation detection and short circuit detection of the consumable box; the timing of the installation detection is the moment when the clock signal generated by the clock circuit is at a low level; the timing of the short circuit detection is the moment when the clock signal generated by the clock circuit is at a high level.
9. The chip according to claim 8, characterized in that The terminal group further includes a third terminal, a fourth terminal and a fifth terminal; The third terminal is configured to receive a power potential different from the ground potential and a power voltage provided by the printer; The fourth terminal is used to reset the internal data of the memory, or to adjust the processing device to a responsive state; The fifth terminal is used to receive a ground potential.
10. The chip according to claim 9, characterized in that The processing device records the time when the high level is detected as before the first time, further comprising: receiving a power supply voltage provided by the printer; A reset signal sent by the printer is received, where the reset signal is a high level.
11. A consumables box, characterized in that: The consumables box is equipped with the chip according to any one of claims 1 to 10.
Citation Information
Patent Citations
Electronic equipment, and reception control method of electronic equipment
CN1448812A
Chip and consumable box
CN220808915U
Clock information processing system for electronic exchange system
JP1990146855A
Device, substrate, liquid storage container, system and use of substrate or liquid storage container
JP2022118699A
Follower circuits
US20210216836A1