Display panel, display module and terminal equipment

Abstract

The embodiment of the invention discloses a display panel, a display module and terminal equipment, the display panel comprises a first scanning line and a second scanning line, the first scanning line comprises a first wire located in a special-shaped display area, the second scanning line comprises a second wire located in the special-shaped display area, and the display panel comprises a first compensation line and a second compensation line. The first compensation line and the first wire are connected with the same signal and are overlapped in the film thickness direction, and the second compensation line and the second wire are connected with the same signal and are overlapped in the film thickness direction; by arranging the first compensation line and the second compensation line, capacitance compensation is carried out on the first wire of the first scanning line and the second wire of the second scanning line in the special-shaped display area, and the capacitance difference of the first scanning line and the second scanning line in the special-shaped display area and the normal display area is reduced; therefore, the risk of screen splitting of the special-shaped display area and the normal display area is reduced.

Description

Technical Field

[0001] The present application relates to the field of display technology, and in particular to a display panel, a display module and a terminal device. Background Art

[0002] Compared with hole-punch and water-drop-type screens, the notch area of ​​the notch-type screen has a much lower pixel setting density than the non-notch area. Therefore, the capacitance difference of the scanning lines in the notch area and the non-notch area is relatively large. This difference will cause differences in the reset and write stages of the pixel circuit. Ultimately, there are differences in the display effects of the two areas, resulting in problems with screen display in the notch area. In order to reduce this capacitance difference, it is urgently necessary to provide a display panel to compensate for the capacitance difference of the scanning lines in the notch area and the non-notch area.

[0003] Therefore, the existing display panel has a technical problem that the irregular display area of ​​the display area and the normal display area are displayed separately. Summary of the invention

[0004] The embodiments of the present application provide a display panel, a display module and a terminal device, which can alleviate the technical problem of the existing display panel having a special-shaped display area and a normal display area in the split-screen display.

[0005] An embodiment of the present application provides a display panel, including a display area and a non-display area, wherein the non-display area includes a special-shaped winding area, the display area includes a normal display area and special-shaped display areas located on both sides of the special-shaped winding area, the pixel setting density in the special-shaped display area is less than the pixel setting density in the normal display area, the display panel includes a driving unit, a first scanning line and a second scanning line connected to the driving unit and transmitting different signals, the first scanning line includes a first routing line located in the special-shaped display area of ​​the first region, and the second scanning line includes a second routing line located in the special-shaped display area, wherein the display panel further includes a first compensation line and a second compensation line, the first compensation line and the first routing are connected to the same signal, the first compensation line and the first routing are overlapped in the film thickness direction, and the second compensation line and the second routing are connected to the same scanning signal ， The second compensation line and the second routing line are overlapped in a film thickness direction.

[0006] Optionally, in some embodiments of the present application, the first scan line is a Pscan scan line, and the second scan line is an Nscan scan line.

[0007] Optionally, in some embodiments of the present application, the display panel includes a substrate, a plurality of metal layers arranged above the substrate, and a plurality of insulating layers, the plurality of metal layers include a first gate layer, a second gate layer, a third gate layer, a first source and drain layer, a second source and drain layer, a third source and drain layer, and an anode layer arranged in sequence above the substrate, and the insulating layer is arranged between adjacent metal layers.

[0008] Optionally, in some embodiments of the present application, a first routing line and a second routing line are arranged in the special-shaped winding area, and the first compensation line and the second compensation line are arranged in the special-shaped winding area.

[0009] Optionally, in some embodiments of the present application, the non-display area also includes an additional compensation area, the non-display area is provided with a VSS line, the additional compensation area is located between the special-shaped display area and the VSS line, and the first compensation line and the second compensation line are arranged in the additional compensation area.

[0010] Optionally, in some embodiments of the present application, the first routing line is set on the same layer as the third gate layer, the first compensation line is set on the same layer as the first source and drain layer, the second routing line is set on the same layer as the second source and drain layer, and the second compensation line is set on the same layer as the third source and drain layer or the anode layer.

[0011] Optionally, in some embodiments of the present application, the second wiring is arranged in the same layer as the third gate layer, and the second compensation line is arranged in the same layer as the first source and drain layer.

[0012] Optionally, in some embodiments of the present application, the first routing line is set on the same layer as the second gate layer, the first compensation line is set on the same layer as the third gate layer, the second routing line is set on the same layer as the first source and drain layer, and the second compensation line is set on the second source and drain layer.

[0013] An embodiment of the present application provides a display module, comprising the display panel described in any of the above embodiments.

[0014] An embodiment of the present application provides a terminal device, comprising the display panel described in any of the above embodiments.

[0015] Beneficial effect: By setting the first compensation line and the second compensation line, the first compensation line and the first wiring are connected to the same signal and are overlapped in the film thickness direction, and the second compensation line and the second wiring are connected to the same signal and are overlapped in the film thickness direction, thereby realizing capacitance compensation for the first wiring of the first scanning line and the second wiring of the second scanning line located in the special-shaped display area, reducing the capacitance difference between the first scanning line and the second scanning line in the special-shaped display area and the normal display area, thereby reducing the risk of split screen between the special-shaped display area and the normal display area. BRIEF DESCRIPTION OF THE DRAWINGS

[0016] In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings required for use in the description of the embodiments will be briefly introduced below. Obviously, the drawings described below are only some embodiments of the present application. For those skilled in the art, other drawings can be obtained based on these drawings without creative work.

[0017] Figure 1 is a schematic diagram of the positional relationship of various regions in the display panel provided by the present application;

[0018] Figure 2 is a top view schematic diagram of the arrangement position relationship of the wiring in the display panel provided by the present application;

[0019] Figure 3 It is a top view schematic diagram of a display panel provided in the present application in which a first compensation line and a second compensation line are arranged in a special-shaped winding area;

[0020] Figure 4 is a top view schematic diagram of a display panel provided in the present application in which a first compensation line and a second compensation line are arranged in an additional compensation area;

[0021] Figure 5 It is a circuit structure diagram of a connection relationship among Pscan scanning lines, Nscan scanning lines, and EM scanning lines in a display panel provided by the present application;

[0022] Figure 6 is a first cross-sectional schematic diagram of a display panel provided by the present application;

[0023] Figure 7 is a schematic top view of a display panel provided in the present application;

[0024] Figure 8 is a second cross-sectional schematic diagram of a display panel provided by the present application;

[0025] Fig. 9 This is a third cross-sectional schematic diagram of the display panel provided in this application.

[0026] Description of reference numerals:

[0027]

[0028] DETAILED DESCRIPTION

[0029] The following will be combined with the drawings in the embodiments of the present application to clearly and completely describe the technical solutions in the embodiments of the present application. Obviously, the described embodiments are only part of the embodiments of the present application, not all of the embodiments. Based on the embodiments in the present application, all other embodiments obtained by those skilled in the art without creative work are within the scope of protection of the present application. In addition, it should be understood that the specific implementation methods described herein are only used to illustrate and explain the present application, and are not used to limit the present application. In the present application, unless otherwise stated, the directional words such as "upper" and "lower" used generally refer to the upper and lower parts of the device in actual use or working state, specifically the drawing direction in the accompanying drawings; while "inside" and "outside" refer to the outline of the device.

[0030] See also Figure 1 , Figure 2 , Figure 3 , Figure 4 The display panel provided in the present application includes a driving unit 30, a first scanning line 10 and a second scanning line 20 connected to the driving unit 30 and transmitting different signals, the first scanning line 10 includes a first routing line 101 located in the special-shaped display area 3, the second scanning line 20 includes a second routing line 201 located in the special-shaped display area 3, the display panel includes a first compensation line 40 and a second compensation line 50, the first compensation line 40 and the first routing line 101 are connected to the same signal, the first compensation line 40 and the first routing line 101 are overlapped in the film thickness direction, and the second compensation line 50 and the second routing line 201 are connected to the same scanning signal ， The second compensation line 50 and the second routing line 201 are overlapped in the film thickness direction.

[0031] The first scan line 10 further includes a third line 102 located in the normal display area 4 , the second scan line 20 further includes a fourth line 202 located in the normal display area 4 , the first line 101 is insulated from the third line 102 , and the second line 201 is insulated from the fourth line 202 .

[0032] The non-display area 2 of the display panel includes a GOA area 7 , and the driving unit 30 is disposed in the GOA area 7 .

[0033] The non-display area of ​​the display panel is further provided with a VSS wiring 60 , and the VSS wiring 60 is arranged on a side of the special-shaped winding area 4 away from the display area 1 .

[0034] The display panel includes a display area 1 and a non-display area 2 . The display area 1 includes a special-shaped display area 3 and a normal display area 4 . The pixel setting density in the special-shaped display area 3 is less than the pixel setting density in the normal display area 4 .

[0035] It can be understood that since the pixel setting density in the special-shaped display area 3 is much smaller than the pixel setting density in the normal display area 4, there will be a large difference in the capacitance of the scanning lines in the special-shaped display area 3 and the normal display area 4. By setting the compensation line to compensate for the capacitance of the scanning lines in the special-shaped display area 3, the capacitance of the same type of scanning lines in the special-shaped display area 3 and the normal display area 4 will tend to be the same.

[0036] It should be noted that the overlapping arrangement in the film thickness direction means: it can be a partial overlapping arrangement or an overlapping arrangement.

[0037] In this embodiment, by setting the first compensation line 40 and the second compensation line 50, the first compensation line 40 and the first wiring 101 are overlapped in the film thickness direction, and the second compensation line 50 and the second wiring 201 are overlapped in the film thickness direction, and the first wiring 101 of the first scanning line 10 and the second wiring 201 of the second scanning line 20 located in the special-shaped display area 3 are respectively compensated for capacitance, thereby reducing the capacitance difference between the first scanning line 10 and the second scanning line 20 in the special-shaped display area 3 and the normal display area 4, thereby reducing the risk of split screen between the special-shaped display area 3 and the normal display area 4.

[0038] The technical solution of the present application is now described in conjunction with specific embodiments.

[0039] The scan lines of the present application include Pscan scan lines, Nscan scan lines, and EM scan lines. The priority of capacitance compensation for the Pscan scan lines, Nscan scan lines, and EM scan lines is Pscan scan lines>Nscan scan lines>EM scan lines. Due to consideration of the space for setting the compensation lines in the non-display area 2, the present application gives priority to compensating the first scan lines 10 and the second scan lines 20, wherein the first scan line 10 may be the Pscan scan line, and the second scan line 20 may be the Nscan scan line; in addition, it can be understood that, when there is sufficient space in the non-display area 2 for setting the compensation lines, a third compensation line may also be set, and the third compensation line is used to compensate for the capacitance of the EM scan lines in the special-shaped display area 3, so that the capacitance of the EM scan lines in the special-shaped display area 3 is similar to the capacitance of the EM scan lines in the normal display area 4.

[0040] See also Figure 2 , Figure 2The shapes and settings of the first compensation line and the second compensation line are only for illustration, and the two ends thereof need to be connected to corresponding compensation signals. For example, the first compensation line compensates the first routing line, and the first compensation line and the first routing line are connected to the same signal, that is, when the first routing line is a Pscan scanning line and is connected to the Pscan scanning line signal, the first compensation line also needs to be connected to the Pscan scanning line signal; similarly, for the second compensation line to compensate the second routing line, the second compensation line and the second routing line are connected to the same signal, that is, when the second routing line is an Nscan scanning line and is connected to the Nscan scanning line signal, the second compensation line also needs to be connected to the Nscan scanning line signal.

[0041] The driving unit 30 includes a Pscan driving unit 30, an Nscan driving unit 30, and an EM driving unit 30. The Pscan scanning line is electrically connected to the Pscan driving unit 30 and transmits a Pscan signal. The Nscan scanning line is electrically connected to the Nscan driving unit 30 and transmits a Pscan signal. The EM scanning line is electrically connected to the EM driving unit 30 and transmits a Pscan signal. Specifically, the differences among the Pscan scanning line, the Nscan scanning line, and the EM scanning line can be seen in Figure 5 , Figure 5 7T2C circuit structure diagram, wherein T1 is a driving transistor, T2 to T7 are switching transistors, and the input relationship between the Pscan signal, the Nscan signal, the EM signal and each transistor is shown in the figure, wherein Pscan(n) is the Pscan signal of a row of scan lines, then Pscan(n-1) is the Pscan signal of the row above Pscan(n), Nscan(T3) is the Nscan signal at the gate of the T3 switching transistor, Nscan(T4) is the Nscan signal at the gate of the T4 switching transistor, VDD is a constant voltage high level, VSS is a constant voltage low level, and Vdata is a data line signal; it should be noted that, Figure 5 The circuit diagram shown is only an example to illustrate the connection relationship and functional differences among the Pscan scanning line, the Nscan scanning line, and the EM scanning line. The present application includes but is not limited to this circuit structure, and other circuit structures should also fall within the protection scope of the present application.

[0042] The present application may be an LTPO display panel. Other display panels with the technical problem of split-screen display of the irregular display area 3 and the normal display area 4 of the display area 1 also fall within the protection scope of the present application. The following embodiments are described using the LTPO display panel as an example.

[0043] The special-shaped display area 3 of the present application may be a Notch area, which may also be called a bangs area or a notch area, and the normal display area 4 is the normal display area 1 .

[0044] In one embodiment, see Figure 1 , the first scanning line 10 is a Pscan scanning line, and the second scanning line 20 is a Nscan scanning line.

[0045] It can be understood that, according to the compensation priority, the first scan line 10 is the Pscan scan line and the second scan line 20 is the Nscan scan line. After compensation, it is more conducive to reducing the risk of split screen between the special-shaped display area 3 and the normal display area 4.

[0046] In one embodiment, the display panel further includes a third scan line, and the third scan line is an EM scan line.

[0047] The display panel further includes a third compensation line, the EM scanning line includes a fifth line located in the special-shaped display area 3 and a sixth line located in the normal display area 4, and the third compensation line and the fifth line are overlapped in the film thickness direction.

[0048] It can be understood that by overlapping the third compensation line and the fifth line in the film thickness direction, the capacitance value of the fifth line can be compensated, so that the capacitance between the fifth line and the sixth line tends to be the same, further reducing the risk of split screen between the special-shaped display area 3 and the normal display area 4.

[0049] In one embodiment, see Figure 6 The display panel is an LTPO display panel, which includes a substrate 110, a plurality of metal layers and a plurality of insulating layers arranged above the substrate 110, the plurality of metal layers include a first gate layer, a second gate layer, a third gate layer, a first source-drain layer, a second source-drain layer, a third source-drain layer, and an anode layer arranged in sequence above the substrate 110, and the insulating layer is arranged between adjacent metal layers.

[0050] A light shielding layer 120 is disposed on the substrate 110, a barrier layer 130 is disposed on the side of the light shielding layer 120 away from the substrate 110, an organic buffer layer 140 is disposed on the side of the barrier layer 130 away from the substrate 110, a first active layer 150 is disposed on the side of the organic buffer layer 140 away from the substrate 110, a first gate insulating layer 160 is disposed on the side of the first active layer 150 away from the substrate 110, and a first gate insulating layer 160 is disposed on the side of the first gate insulating layer 160 away from the substrate 110. A first gate layer 170, a second gate insulating layer 180 is disposed on a side of the first gate layer 170 away from the substrate 110, a second gate layer 190 is disposed on a side of the second gate insulating layer 180 away from the substrate 110, a first interlayer insulating layer 200 is disposed on a side of the second gate layer 190 away from the substrate 110, a second active layer 210 is disposed on a side of the first interlayer insulating layer 200 away from the substrate 110, and a third active layer 210 is disposed on a side of the second active layer 210 away from the substrate 110. A gate insulating layer 220 is provided on the side of the third gate insulating layer 220 away from the substrate 110, a third gate layer 230 is provided on the side of the third gate layer 230 away from the substrate 110, a second interlayer insulating layer 240 is provided on the side of the second interlayer insulating layer 240 away from the substrate 110, a first source-drain electrode layer 250 is provided on the side of the first source-drain electrode layer 250 away from the substrate 110, a first planarizing layer 260 is provided on the side of the first planarizing layer 260 away from the substrate 110, and a first source-drain electrode layer 250 is provided on the side of the first source-drain electrode layer 250 away from the substrate 110. A second source-drain electrode layer 270 is provided, a second planar layer 280 is provided on the side of the second source-drain electrode layer 270 away from the substrate 110, a third source-drain electrode layer 290 is provided on the side of the second planar layer 280 away from the substrate 110, a third planar layer 300 is provided on the side of the third source-drain electrode layer 290 away from the substrate 110, an anode layer 310 is provided on the side of the third planar layer 300 away from the substrate 110, and a pixel definition layer 320 is provided on the side of the anode layer 310 away from the substrate 110.

[0051] In one embodiment, see Figure 3 The first wiring 101 and the second wiring 201 are arranged in the special-shaped winding area 5 , and the first compensation line 40 and the second compensation line 50 are arranged in the special-shaped winding area 5 .

[0052] The first wiring 101 may be a Pscan scanning line, and the second wiring 201 may be a Nscan scanning line.

[0053] The special-shaped winding area 5 is used for winding various lines, including but not limited to Pscan scanning lines, Nscan scanning lines, and EM scanning lines.

[0054] It is understandable that the first compensation line 40 and the second compensation line 50 are set by using the existing special-shaped winding area 5, and there is no need to increase the width of the display panel frame to set the first compensation line 40 and the second compensation line 50, which is conducive to realizing a narrow frame design.

[0055] In this embodiment, by arranging the first compensation line 40 and the second compensation line 50 in the existing special-shaped winding area 5, the frame width can be reduced to achieve a narrow frame.

[0056] In one embodiment, see Figure 4 The non-display area also includes an additional compensation area 6, and a VSS wiring 60 is provided in the non-display area. The additional compensation area 6 is located between the special-shaped display area 3 and the VSS wiring 60, and the first compensation line 40 and the second compensation line 50 are provided in the additional compensation area 6.

[0057] The additional compensation area 6 may be an area formed by increasing the frame width, and the additional compensation area 6 may also be an area outside the special-shaped winding area 5 .

[0058] The first wiring 101 may be a Pscan scanning line, and the second wiring 201 may be a Nscan scanning line.

[0059] It can be understood that since both the Pscan scan line and the Nscan scan line can be compensated by setting compensation lines in the additional compensation area 6, for the implementation method in which the Pscan scan line performs capacitance compensation in the additional compensation area 6, this implementation method also uses the additional compensation area 6 to compensate the Nscan scan line. The Nscan scan line and the Pscan scan line share the additional compensation area 6 for compensation, and no additional area is required to compensate the Nscan scan line, thereby not increasing the border width, which is conducive to narrow border design.

[0060] It can be understood that since the wiring of the special-shaped winding area 5 is relatively dense and there is a problem of insufficient space at the frame of the display panel, based on this, an additional compensation area 6 can be added to place the compensation line, and the first line 101, the second line 201, and the third line can all be wound to the additional compensation area 6. The compensation line is overlapped with at least one of the first line 101, the second line 201, and the third line in the additional compensation area 6, which can increase the capacitance of at least one of the first line 101, the second line 201, and the third line, thereby reducing the risk of split screen between the special-shaped display area 3 and the normal display area 4.

[0061] In this embodiment, since the space of the existing non-display area 2 is limited, by increasing the border width to set an additional additional compensation area 6 or forming the additional compensation area 6 on both sides of the special-shaped winding area 5, more first compensation lines 40 can be set, thereby further increasing the overlapping area between the first compensation line 40 and the first routing line 101, and more second compensation lines 50 can be set, thereby further increasing the overlapping area between the second compensation line 50 and the second routing line 201; sufficient first compensation lines 40 can be set to make the capacitance of the first routing line 101 and the third routing line 102 tend to be the same, and sufficient second compensation lines 50 can be set to make the capacitance of the second routing line 201 and the fourth routing line 202 tend to be the same.

[0062] In some embodiments, the first scanning line 10 and the second scanning line 20 can be respectively disposed in the same layer as any two different metal layers.

[0063] Furthermore, the first compensation line 40 is disposed in a metal layer adjacent to the first scan line 10 , and the second compensation line 50 is disposed in a metal layer adjacent to the second scan line 20 .

[0064] Here, an example is taken in which the first scanning line 10 is a Pscan scanning line and the second scanning line 20 is a Nscan scanning line.

[0065] For the Pscan scanning line, the Pscan scanning line can be set in the same layer as any film layer of the first gate layer, the second gate layer, the third gate layer, the first source and drain layer, the second source and drain layer, the third source and drain layer, and the anode layer.

[0066] For example: the Pscan scanning line can be set in the same layer as the first gate layer, and the first compensation line 40 can be set in the same layer as the second gate layer. Since the first compensation line 40 and the first routing line 101 in the Pscan scanning line are located in adjacent metal layers, the capacitance of the first routing line 101 can be increased by overlapping the first compensation line 40 and the first routing line 101.

[0067] For another example, the Pscan scanning line can be disposed in the same layer as the second gate layer. In this case, the first compensation line 40 can be disposed in the same layer as the first gate layer or the third gate layer.

[0068] Similarly, for the Nscan scanning line, the Nscan scanning line can be set in the same layer as any film layer of the first gate layer, the second gate layer, the third gate layer, the first source and drain layer, the second source and drain layer, the third source and drain layer, and the anode layer, and the Nscan scanning line and the Pscan scanning line are not set in the same layer.

[0069] For example: the Nscan scanning line can be set in the same layer as the first gate layer, and the second compensation line 50 can be set in the same layer as the second gate layer. Since the second compensation line 50 and the second routing line 201 in the Nscan scanning line are located in adjacent metal layers, the capacitance of the second routing line 201 can be increased by overlapping the second compensation line 50 and the second routing line 201.

[0070] For another example, the Nscan scanning line can be disposed in the same layer as the second gate layer. In this case, the second compensation line 50 can be disposed in the same layer as the first gate layer or the third gate layer.

[0071] For another example, the Nscan scanning line can be disposed in the same layer as the third gate layer. In this case, the second compensation line 50 can be disposed in the same layer as the first gate layer or the third gate layer.

[0072] In one embodiment, see Figure 7 , Figure 8 The first wiring 101 is arranged on the same layer as the third gate layer, the first compensation line 40 is arranged on the same layer as the first source and drain layer, the second wiring 201 is arranged on the same layer as the second source and drain layer, and the second compensation line 50 is arranged on the same layer as the third source and drain layer or the anode layer.

[0073] It can be understood that, since the first compensation line 40 is arranged on the side of the second wiring 201 close to the substrate 110, the first compensation line 40 can also be arranged to overlap with the second wiring 201. Then, the second wiring 201 can further increase the capacitance of the second wiring 201 of the special-shaped display area 3 through the overlap of the first compensation line 40 and the second compensation line 50, so that the capacitance of the special-shaped display area 3 and the normal display area 4 tend to be the same.

[0074] In one embodiment, see Fig. 9 The second wiring 201 is arranged in the same layer as the third gate layer, and the second compensation line 50 is arranged in the same layer as the first source and drain layer.

[0075] In one embodiment, the first wiring 101 is arranged in the same layer as the second gate layer, the first compensation line 40 is arranged in the same layer as the third gate layer, the second wiring 201 is arranged in the same layer as the first source and drain layer, and the second compensation line 50 is arranged in the second source and drain layer.

[0076] The present application provides a display panel that simultaneously compensates for Pscan scan lines and Nscan scan lines. For a display panel having a special-shaped display area 3 and a normal display area 4 with different pixel setting densities or pixel numbers, wherein the pixel setting density or pixel number of the special-shaped display area 3 is smaller than the pixel setting density or pixel number of the normal display area 4, the capacitance of the Pscan scan lines and Nscan scan lines of the special-shaped display area 3 can be compensated so that the capacitance of the Pscan scan lines and Nscan scan lines of the special-shaped display area 3 and the Pscan scan lines and Nscan scan lines of the normal display area 4 tend to be the same, thereby reducing the capacitance difference of the Pscan scan lines and Nscan scan lines in the special-shaped display area 3 and the normal display area 4, and reducing the risk of split screen between the special-shaped display area 3 and the normal display area 4 due to the capacitance difference of the Pscan scan lines and Nscan scan lines.

[0077] The present application also proposes a display module and a terminal device, and both the display module and the display device include the above-mentioned display panel, which will not be described in detail here.

[0078] The display panel provided in the embodiment of the present application includes a display area and a non-display area, the non-display area includes a special-shaped winding area, the display area includes a normal display area and special-shaped display areas located on both sides of the special-shaped winding area, the pixel setting density in the special-shaped display area is less than the pixel setting density in the normal display area, the display panel includes a driving unit, a first scanning line and a second scanning line connected to the driving unit and transmitting different signals, the first scanning line includes a first routing line located in the special-shaped display area of ​​the first area, and the second scanning line includes a second routing line located in the special-shaped display area, wherein the display panel further includes a first compensation line and a second compensation line, the first compensation line and the first routing are connected to the same signal, the first compensation line and the first routing are overlapped in the film thickness direction, and the second compensation line and the second routing are connected to the same scanning signal ， The second compensation line is overlapped with the second routing line in the film thickness direction; by arranging the first compensation line and the second compensation line, the first compensation line is overlapped with the first routing line in the film thickness direction, and the second compensation line is overlapped with the second routing line in the film thickness direction, and capacitance compensation is performed on the first routing line of the first scanning line and the second routing line of the second scanning line located in the special-shaped display area, respectively, to reduce the capacitance difference between the first scanning line and the second scanning line in the special-shaped display area and the normal display area, thereby reducing the risk of split screen between the special-shaped display area and the normal display area.

[0079] In the above embodiments, the description of each embodiment has its own emphasis. For parts that are not described in detail in a certain embodiment, reference can be made to the relevant descriptions of other embodiments.

[0080] The display panel provided in the embodiment of the present application is introduced in detail above. Specific examples are used herein to illustrate the principles and implementation methods of the present application. The description of the above embodiments is only used to help understand the method of the present application and its core idea. At the same time, for technical personnel in this field, according to the idea of ​​the present application, there will be changes in the specific implementation method and application scope. In summary, the content of this specification should not be understood as a limitation on the present application.

Claims

1. A display panel, comprising a display area and a non-display area, wherein the non-display area comprises a special-shaped winding area, the display area comprises a normal display area and special-shaped display areas located on both sides of the special-shaped winding area, the pixel arrangement density in the special-shaped display area is less than the pixel arrangement density in the normal display area, characterized in that: The display panel includes a driving unit, a first scanning line and a second scanning line connected to the driving unit and transmitting different signals, the first scanning line includes a first routing line located in the first area special-shaped display area, and the second scanning line includes a second routing line located in the special-shaped display area, wherein the display panel further includes a first compensation line and a second compensation line, the first compensation line and the first routing line are connected to the same signal, the first compensation line and the first routing line are overlapped in the film thickness direction, and the second compensation line and the second routing line are connected to the same scanning signal ， The second compensation line and the second routing line are overlapped in a film thickness direction.

2. The display panel according to claim 1, wherein: The first scanning line is a Pscan scanning line, and the second scanning line is a Nscan scanning line.

3. The display panel according to claim 2, wherein: The display panel includes a substrate, a plurality of metal layers arranged above the substrate, and a plurality of insulating layers. The plurality of metal layers include a first gate layer, a second gate layer, a third gate layer, a first source-drain layer, a second source-drain layer, a third source-drain layer, and an anode layer, which are sequentially arranged above the substrate, and the insulating layer is arranged between adjacent metal layers.

4. The display panel according to claim 3, wherein: A first routing line and a second routing line are arranged in the special-shaped winding area, and the first compensation line and the second compensation line are arranged in the special-shaped winding area.

5. The display panel according to claim 3, wherein: The non-display area further includes an additional compensation area, the non-display area is provided with a VSS line, the additional compensation area is located between the special-shaped display area and the VSS line, and the first compensation line and the second compensation line are provided in the additional compensation area.

6. The display panel according to claim 4 or 5, characterized in that: The first wiring is arranged in the same layer as the third gate layer, the first compensation line is arranged in the same layer as the first source and drain layer, the second wiring is arranged in the same layer as the second source and drain layer, and the second compensation line is arranged in the same layer as the third source and drain layer or the anode layer.

7. The display panel according to claim 4 or 5, characterized in that: The second wiring is disposed in the same layer as the third gate layer, and the second compensation line is disposed in the same layer as the first source and drain layer.

8. The display panel according to claim 4 or 5, characterized in that: The first wiring is arranged in the same layer as the second gate layer, the first compensation line is arranged in the same layer as the third gate layer, the second wiring is arranged in the same layer as the first source and drain layer, and the second compensation line is arranged in the second source and drain layer.

9. A display module, characterized in that: Comprising the display panel as claimed in any one of claims 1 to 8.

10. A terminal device, characterized in that: Comprising the display panel as claimed in any one of claims 1 to 8.

Images