Low dropout linear regulator and overshoot suppression method thereof
By introducing a power transistor, an error amplifier, and a sampling comparator into the LDO regulator, and controlling the on-resistance of the power transistor by comparing the dynamic current with the reference current, the overshoot problem during LDO regulator startup is solved, achieving a simple circuit design and low-power overshoot suppression effect.
Patent Information
- Application Number
- CN202511281600.4
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2025-09-09
- Publication Date
- 2025-12-19
AI Technical Summary
LDO regulators suffer from output voltage overshoot and oscillation during startup, which severely affects the lifespan of digital circuits and may even cause device breakdown.
A low-dropout linear regulator is employed, comprising a power transistor, an error amplifier, and a sampling comparator unit. By comparing the dynamic current in the sampling error amplifier with the reference current, the on-resistance of the power transistor is controlled to suppress overshoot.
It achieves effective suppression of overshoot voltage during LDO regulator startup, with a simple circuit structure, no increase in static power consumption, and good overshoot suppression effect.
Smart Images

Figure CN121165871A_ABST
Abstract
Citation Information
Patent Citations
Method and circuit for inhibiting overshoot of LDO output voltage
CN110632972A
Voltage stabilizer with low power consumption and high power ripple rejection ratio
CN117784872A
Low dropout linear regulator circuit, power supply and electronic equipment
CN119105599A
Constant voltage power supply device
JP2005174208A
Voltage regulator
JP2007128292A