Display device and electronic device including the same

By employing bridging wiring and dummy contact holes in the display device, the problem of reduced visibility caused by reflected light from the sensing electrode array was solved, achieving high visibility and insulation of the display device.

CN121174875APending Publication Date: 2025-12-19SAMSUNG DISPLAY CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202510809945.6
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Priority Date
2024-07-09
Filing Date
2025-06-17
Publication Date
2025-12-19

AI Technical Summary

Technical Problem

In display devices, light reflected by the conductive material of the sensing electrode array can cause visibility problems.

Method used

The structure employs a display layer with pixels and an input sensing layer. The input sensing layer includes a first conductive pattern layer, a second conductive pattern layer, and a sensing insulating layer. The bridging wiring is connected to the second sensing electrode through bridging contact holes. The bridging wiring is electrically insulated from the first sensing electrode array and exposes the insulating layer through bridging openings. The first sensing electrode array directly contacts the insulating layer through dummy contact holes, ensuring the insulation between the bridging wiring and the sensing electrode array.

Benefits of technology

It significantly reduces the visibility of reflected light while maintaining the insulation of the bridging wiring and sensing electrode array, thereby improving the visibility of the display device.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121174875A_ABST
    Figure CN121174875A_ABST
Patent Text Reader

Abstract

The invention provides a display device and an electronic device including the same. The display device includes a display layer having pixels, and an input sensing layer on the display layer and including a first conductive pattern layer, a second conductive pattern layer, and a sensing insulating layer. The second conductive pattern layer includes a first sensing electrode array extending in the first direction, and a second-first sensing electrode and a second-second sensing electrode separated in the second direction with the first sensing electrode array interposed therebetween. The first conductive pattern layer includes a bridge wiring connected to the second-first sensing electrode and the second-second sensing electrode through a bridge contact hole defined in the sensing insulating layer and electrically isolated from and intersecting the first sensing electrode array. The bridge wiring includes a bridge opening exposing an insulating layer disposed below the bridge wiring. The first sensing electrode array directly contacts the insulating layer exposed by the bridge opening through the dummy contact hole.
Need to check novelty before this filing date? Find Prior Art

Description

[0001] Cross-references to related applications

[0002] This application claims priority to Korean Patent Application No. 10-2024-0079022, filed with the Korean Intellectual Property Office (KIPO) on June 18, 2024, and Korean Patent Application No. 10-2024-0090682, filed with the KIPO on July 9, 2024, the entire disclosure of which is incorporated herein by reference. Technical Field

[0003] This disclosure relates to a display device and an electronic device including the display device. Background Technology

[0004] A display device generates images on a screen to provide visual information to a user. The display device (or an electronic device including a display device) may include a display area for displaying the image and a sensing area for sensing user touch input. In a plan view, the display area and the sensing area may overlap. Therefore, touch input from the user on the display device can be sensed within the display area for displaying the image.

[0005] An array of sensing electrodes, including sensing electrodes, can be disposed in the sensing area to sense user touch input. However, light reflected by the conductive material constituting the sensing electrode array may be visible to the user. Therefore, a problem of reduced visibility of the display device may occur. Summary of the Invention

[0006] To address the aforementioned problems, embodiments of this disclosure aim to provide a display device with improved visibility and an electronic device including the display device.

[0007] According to an embodiment of this disclosure, a display device includes a display layer having pixels and an input sensing layer disposed on the display layer. The input sensing layer includes a first conductive pattern layer, a second conductive pattern layer, and a sensing insulating layer interposed between the first and second conductive pattern layers. The second conductive pattern layer includes a first sensing electrode array extending in a first direction and second-first and second-second sensing electrodes separated from each other in a second direction intersecting the first direction, with the first sensing electrode array interposed therebetween. The first conductive pattern layer includes bridging wiring connected to the second-first and second-second sensing electrodes via bridging contact holes defined in the sensing insulating layer. The bridging wiring is electrically insulated from and intersects the first sensing electrode array. The bridging wiring includes bridging openings that expose the insulating layer disposed beneath the bridging wiring. The first sensing electrode array directly contacts the insulating layer exposed by the bridging openings via dummy contact holes defined in the sensing insulating layer.

[0008] In an embodiment, the bridge opening can surround the dummy contact hole when viewed in a plan view.

[0009] In an embodiment, the bridge opening includes a plurality of bridge openings, and the dummy contact hole includes a plurality of dummy contact holes. One bridge opening can surround two dummy contact holes when viewed in a plan view.

[0010] In an embodiment, the first conductive pattern layer can further include a compensation bridge wire separated from the bridge wire.

[0011] In an embodiment, the compensation bridge wire can include a first compensation bridge wire connected to the first sensing electrode array through a first compensation contact hole defined in the sensing insulating layer, a second-first compensation bridge wire connected to the second-first sensing electrode through a second-first compensation contact hole defined in the sensing insulating layer, and a second-second compensation bridge wire connected to the second-second sensing electrode through a second-second compensation contact hole defined in the sensing insulating layer.

[0012] In an embodiment, the first compensation bridge wire, the second-first compensation bridge wire, and the second-second compensation bridge wire can be separated from each other.

[0013] In an embodiment, each of the bridge wire, the first compensation bridge wire, the second-first compensation bridge wire, and the second-second compensation bridge wire can extend in the second direction.

[0014] In an embodiment, a length of the bridge wire in the second direction can be greater than each of a length of the first compensation bridge wire in the second direction, a length of the second-first compensation bridge wire in the second direction, and a length of the second-second compensation bridge wire in the second direction.

[0015] In an embodiment, the length of the first compensation bridge wire in the second direction, the length of the second-first compensation bridge wire in the second direction, and the length of the second-second compensation bridge wire in the second direction are equal to each other.

[0016] In an embodiment, a contact hole can be defined in the sensing insulating layer. The bridge contact hole includes a plurality of bridge contact holes, the dummy contact hole includes a plurality of dummy contact holes, the first compensation contact hole includes a plurality of first compensation contact holes, the second-first compensation contact hole includes a plurality of second-first compensation contact holes, and the second-second compensation contact hole includes a plurality of second-second compensation contact holes. Each contact hole is any one of the plurality of bridge contact holes, the plurality of dummy contact holes, the plurality of first compensation contact holes, the plurality of second-first compensation contact holes, and the plurality of second-second compensation contact holes.

[0017] In an embodiment, the display device is defined with unit areas. Each unit area has the same area as each other and the same shape as each other when viewed in a plan view. Each unit area has the same number of contact holes.

[0018] In an embodiment, the contact holes are arranged such that a separation distance in the second direction between two contact holes adjacent in the second direction can be constant.

[0019] In an embodiment, the contact holes are arranged such that a separation distance in the first direction between two contact holes adjacent in the first direction can be constant.

[0020] In an embodiment, each pixel can include a first sub-pixel emitting light of a first color, a second sub-pixel emitting light of a second color, and a third sub-pixel emitting light of a third color.

[0021] In an embodiment, in a plan view, an area of the first light emitting region of the first sub-pixel can be greater than an area of the second light emitting region of the second sub-pixel, and an area of the third light emitting region of the third sub-pixel can be greater than an area of the second light emitting region.

[0022] In an embodiment, the second conductive pattern layer can include a grid pattern, and the first sensing electrode array, the second-first sensing electrode, and the second-second sensing electrode can include portions of the grid pattern separated from each other along the cutting line.

[0023] In an embodiment, the grid pattern can include a unit open area, and in each unit open area, the second conductive pattern layer can further include: a first grid opening overlapping two first light emitting regions adjacent in the first direction when viewed in a plan view; two second grid openings respectively overlapping two second light emitting regions when viewed in a plan view; and two third grid openings respectively overlapping two third light emitting regions when viewed in a plan view.

[0024] In an embodiment, when viewed in a plan view, the dummy contact hole can be located in an intervening area between two first grid openings included in two unit open areas adjacent in the first direction.

[0025] In an embodiment, each of the second-first sensing electrode and the second-second sensing electrode can have a rectangular shape when viewed in a plan view.

[0026] According to embodiments of the disclosure, an electronic device includes a processor providing input image data, a display device displaying an image based on the input image data, and a power source providing power to the display device. The display device includes a display layer including pixels and an input sensing layer disposed on the display layer. The input sensing layer includes a first conductive pattern layer, a second conductive pattern layer, and a sensing insulating layer interposed between the first conductive pattern layer and the second conductive pattern layer. The second conductive pattern layer includes a first sensing electrode array extending in a first direction and a second-first sensing electrode and a second-second sensing electrode separated from each other with the first sensing electrode array interposed therebetween in a second direction crossing the first direction. The first conductive pattern layer includes a bridge wiring connected to the second-first sensing electrode and the second-second sensing electrode through a bridge contact hole defined in the sensing insulating layer. The bridge wiring is electrically isolated from and intersects the first sensing electrode array. The bridge wiring includes a bridge opening exposing the insulating layer disposed under the bridge wiring. The first sensing electrode array directly contacts the insulating layer exposed by the bridge opening through a dummy contact hole defined in the sensing insulating layer.

[0027] According to embodiments of the disclosure, a display device includes a display layer including pixels and an input sensing layer disposed on the display layer. The input sensing layer includes a first insulating layer disposed on the display layer, a first conductive pattern layer disposed on the first insulating layer, a second insulating layer disposed on the first conductive pattern layer, and a second conductive pattern layer disposed on the second insulating layer. Contact holes are defined in the second insulating layer. The second conductive pattern layer includes a first sensing electrode array extending in a first direction and a portion of a second sensing electrode array extending in a second direction crossing the first direction. The first conductive pattern layer includes a bridge wiring of the second sensing electrode array. The bridge wiring is connected to the second sensing electrode array of the second conductive pattern layer through a bridge contact hole of the contact holes. The bridge wiring is electrically insulated from and overlaps the first sensing electrode array in a plan view. The bridge wiring includes a bridge opening exposing a portion of the first insulating layer. The first sensing electrode array directly contacts the portion of the first insulating layer exposed by the bridge opening through at least one dummy contact hole of the contact holes.

[0028] In embodiments, the contact holes are arranged such that a separation distance in the first direction between two contact holes adjacent to each other in the first direction is constant. The contact holes are arranged such that a separation distance in the second direction between two contact holes adjacent to each other in the second direction is constant.

[0029] In embodiments, in a plan view, the bridge opening surrounds two dummy contact holes.

[0030] In the display device and electronic device including the display device according to embodiments of the present disclosure, by giving regularity to the arrangement of contact holes formed in the sensing insulating layer, the visibility of the reflection pattern appearing through reflected light reflected by the contact holes can be significantly reduced. Simultaneously, by employing a structure in which bridging wiring includes bridging openings and the first sensing electrode array contacts the insulating layer exposed by the bridging openings through dummy contact holes formed in the sensing insulating layer, insulation between the bridging wiring and the first sensing electrode array can be ensured while achieving the aforementioned regular arrangement of the contact holes. Attached Figure Description

[0031] Figure 1 This is a diagram illustrating a display device according to an embodiment of the present disclosure.

[0032] Figure 2 This illustrates an embodiment according to the present disclosure. Figure 1 A cross-sectional view of the display panel.

[0033] Figure 3 This illustrates an embodiment according to the present disclosure. Figure 2 A cross-sectional view of the display layer.

[0034] Figure 4 This illustrates an embodiment according to the present disclosure. Figure 2 A cross-sectional view of the input sensing layer.

[0035] Figure 5 This illustrates an embodiment according to the present disclosure. Figure 1 A plan view of the sensing electrode array set in the sensing area.

[0036] Figure 6 This illustrates an embodiment according to the present disclosure. Figure 5 A diagram of the first sensing electrode array.

[0037] Figure 7 This illustrates an embodiment according to the present disclosure. Figure 5 A diagram of the second sensing electrode array.

[0038] Figures 8 to 11 This is a plan view showing a display device according to an embodiment of the present disclosure.

[0039] Figure 12 According to the embodiments of this disclosure Figure 8 A sectional view taken from line I1-I1'.

[0040] Figure 13 According to the embodiments of this disclosure Figure 8 A sectional view taken from line I2-I2'.

[0041] Figure 14 According to the embodiments of this disclosure Figure 8is a cross-sectional view taken along line I3-I3' of FIG. 1B.

[0042] Figures 15 to 18 is a plan view illustrating a display device according to an embodiment of the disclosure.

[0043] Figure 19 is a cross-sectional view taken along line J1-J1' of FIG. 1A. Figure 15

[0044] Figures 20 to 23 is a plan view illustrating a display device according to an embodiment of the disclosure.

[0045] Figure 24 is a cross-sectional view taken along line K1-K1' of FIG. 1C. Figure 20

[0046] Figure 25 is a cross-sectional view taken along line K2-K2' of FIG. 1C. Figure 20

[0047] Figure 26 is a diagram illustrating an electronic device including a display device according to an embodiment of the disclosure.

[0048] Figure 27 is a diagram illustrating an example in which the electronic device of Figure 26 is implemented as a smart phone according to an embodiment of the disclosure.

[0049] Figure 28 is a diagram illustrating an example in which the electronic device in Figure 26 is implemented as a tablet according to an embodiment of the disclosure. DETAILED DESCRIPTION

[0050] Non-limiting embodiments of the disclosure will be described in detail below with reference to the attached drawings. The following description will focus only on parts necessary for understanding operations according to embodiments of the disclosure, and descriptions of other parts can be omitted to avoid unnecessarily obscuring the subject matter of the disclosure. However, the embodiments of the disclosure are not limited to the embodiments described herein, but can be implemented in different forms. The embodiments described in the specification are merely for the purpose of describing the disclosure in detail so that those skilled in the art to which the disclosure pertains can easily implement the technical idea of the disclosure.

[0051] ​​​Throughout this specification, where an element is referred to as being "connected" to another element, it can be directly connected to the other element or be indirectly connected to the other element through an intervening element. The terminology used herein is for describing particular embodiments only and is not intended to be limiting of the disclosure. Throughout the specification, where an element is "included," unless expressly stated otherwise, it is meant to be an inclusive "means for" that can include additional elements or steps. "At least one of X, Y and Z" and "at least one selected from the group consisting of X, Y and Z" can be interpreted to include only X, only Y, only Z, or combinations of X, Y and Z. As used herein, the term "and / or" includes any and all combinations of one or more of the associated listed items.

[0052] Although the terms "first," "second," etc. can be used herein to describe various elements, these elements should not be limited by these terms. These terms are used to distinguish one element from another. Thus, a first element could be termed a second element without departing from the teachings of the present disclosure.

[0053] Spatially relative terms, such as "beneath", "below", "lower", and the like, can be used herein for descriptive purposes, and, thereby, to describe one element or feature's relationship to another element(s) or feature(s) as shown in the drawings. The spatially relative terms are intended to encompass different orientations of the device in use, or in operation, in addition to the orientations depicted in the drawings. For example, if a device shown in the drawings is turned over, elements described as "below" or "beneath" other elements or features would then be oriented "above" the other elements or features. Thus, the term "below" can encompass both an orientation of above and below. The device can be otherwise oriented (e.g., rotated 90 degrees or at other orientations) and the spatially relative terms used herein interpreted accordingly.

[0054] Various embodiments will be described herein with reference to the drawings. Embodiments of the present disclosure include variations in the illustrated shapes, such as due to, for example, tolerances and / or manufacturing techniques. Thus, the described embodiments should not be interpreted as being limited to the particular illustrated shapes, but should be interpreted to include variations in the shapes due to, for example, manufacturing. As such, the shapes shown in the drawings can not exhibit the actual shape of a region of a device, and embodiments are not necessarily limited to these shapes.

[0055] Figure 1 FIG. 1 is a diagram illustrating a display device according to an embodiment of the present disclosure. Figure 2 FIG. 2 is a diagram illustrating a display panel of FIG. 1. Figure 1 FIG. 3 is a cross-sectional view of the display panel of FIG. 2.

[0056] Referring to FIG. 1, Figure 1and Figure 2 The display device DD can include a display panel PNL and a driving circuit DV. The display panel PNL can include a display layer DP and an input sensing layer TSP. The driving circuit DV can include a display driver DDV and a sensor driver SDV.

[0057] The display layer DP can include a display base layer DBSL and sub-pixels SPX disposed on the display base layer DBSL.

[0058] The display base layer DBSL can be a base substrate or a base member for supporting the display device DD. In an embodiment, the display base layer DBSL can be a rigid substrate made of glass. In addition, the display base layer DBSL can be a flexible substrate that can be bent, folded, wound, etc. In this embodiment, the display base layer DBSL can include an insulating material such as a polymer resin, for example, polyimide (PI). However, the present disclosure embodiments are not necessarily limited thereto, and the material of the display base layer DBSL can vary.

[0059] The display base layer DBSL can include a display area DA in which a display image is displayed and a non-display area NDA that is an area other than the display area DA and in which a display image is not displayed.

[0060] In the display area DA, scan lines SL, data lines DL, and sub-pixels SPX connected to the scan lines SL and the data lines DL can be disposed. In an embodiment, the sub-pixels SPX can be configured to be selected by a scan signal of an on level provided from the scan lines SL, to receive a data signal from the data lines DL, and to emit light of a luminance corresponding to the data signal. Accordingly, an image corresponding to the data signal can be displayed in the display area DA.

[0061] Various wirings and / or embedded circuits connected to the sub-pixels SPX of the display area DA can be disposed in the non-display area NDA. For example, various wirings for providing various power and control signals to the display area DA can be disposed in the non-display area NDA. In an embodiment, some of the wirings can be connected to the display driver DDV.

[0062] Accordingly, the display layer DP can be configured to output visual information (e.g., at least one dynamic image and / or static image). In the present disclosure, the type / genre of the display layer DP is not particularly limited. For example, in an embodiment, the display layer DP can be implemented by a self-emission type panel such as an organic light emitting display panel. However, when the display layer DP is implemented as a self-emission type, each sub-pixel SPX is not necessarily limited to include an organic light emitting element. For example, each sub-pixel SPX can include an organic light emitting diode, an inorganic light emitting diode, or a quantum dot / well light emitting diode. According to an embodiment, the display layer DP can be implemented by a non-emission type display panel such as a liquid crystal display panel. In an embodiment in which the display layer DP is implemented as a non-emission type, the display device DD can further include a light source such as a backlight unit.

[0063] In the following description of the embodiments of the present disclosure, for the convenience of explanation, an embodiment in which the display layer DP is implemented by an organic light emitting display panel will be described. However, the embodiments of the present disclosure are not necessarily limited thereto.

[0064] In an embodiment, the input sensing layer TSP can include a sensor base layer SBSL and a sensing electrode array SP disposed on the sensor base layer SBSL.

[0065] The sensor base layer SBSL can include one or more insulating layers. For example, in an embodiment, a first insulating layer INS1 (see FIG. 2) for forming the sensor base layer SBSL can be disposed on the display layer DP to form a base for forming the sensing electrode array SP. However, the material of the sensor base layer SBSL can vary and is not necessarily limited to a specific material. Figure 4

[0066] The sensor base layer SBSL can include a sensing area SA capable of sensing a touch input or a similar input and a non-sensing area NSA which is an area other than the sensing area SA in which a touch input or a similar input can not be sensed. In an embodiment, the sensing area SA can be disposed to overlap (e.g., in the third direction DR3) at least a portion of the display area DA. For example, in an embodiment, the sensing area SA can substantially completely overlap the display area DA, and the non-sensing area NSA can at least partially overlap the non-display area NDA. In this embodiment, when a touch input or a similar input is provided in the display area DA, the touch input can be sensed by the input sensing layer TSP.

[0067] ​A sensing electrode array SP for sensing a touch input or the like can be disposed in the sensing area SA. The sensing electrode array SP can acquire information about an input provided from a user (e.g., a position of the input). For example, in an embodiment, the sensing electrode array SP can be implemented by any one of various known schemes such as a capacitive sensing scheme, a mutual capacitive scheme, and a self-capacitive scheme to acquire information about an input provided from a user.

[0068] In an embodiment, the sensing electrode array SP can include a first sensing electrode array SP1 and a second sensing electrode array SP2. The first sensing electrode array SP1 can extend in a first direction DR1. In an embodiment, a plurality of first sensing electrode arrays SP1 can be disposed, and in this embodiment, the first sensing electrode array SP1 can be arranged in a second direction DR2 intersecting the first direction DR1. The second sensing electrode array SP2 can extend in the second direction DR2. A plurality of second sensing electrode arrays SP2 can be disposed, and in this embodiment, the second sensing electrode array SP2 can be arranged in the first direction DR1. The first sensing electrode array SP1 and the second sensing electrode array SP2 can intersect each other by being insulated (e.g., electrically insulated) from each other.

[0069] In an embodiment, the first sensing electrode array SP1 can include transmitter (Tx) pattern electrodes, and the second sensing electrode array SP2 can include receiver (Rx) pattern electrodes. However, according to an embodiment (e.g., a self-capacitive scheme), the sensing electrode array SP can be configured as a single type without being distinguished between the first sensing electrode array SP1 and the second sensing electrode array SP2.

[0070] In the non-sensing area NSA, a sensing line for electrically connecting the sensing electrode array SP to the sensor driver SDV can be disposed.

[0071] The display driver DDV can be configured to be electrically connected to the display layer DP to drive the sub-pixel SPX. The sensor driver SDV can be configured to be electrically connected to the input sensing layer TSP to drive the input sensing layer TSP.

[0072] Figure 3 is a cross-sectional view illustrating a display layer according to an embodiment of the disclosure. Figure 2

[0073] Referring to Figure 3 , a cross-sectional shape corresponding to one of the sub-pixels SPX described above with reference to Figure 1 is illustrated as an example. Sub-pixels SPX other than the specific sub-pixel SPX shown in Figure 3 may also have a cross-sectional shape substantially the same as or similar to the cross-sectional shape shown in Figure 3 .​

[0074] The display layer DP can include a pixel circuit layer PCL and a light emitting element layer EML.

[0075] In an embodiment, the pixel circuit layer PCL can include a display base layer DBSL, a conductive layer, one or more semiconductor layers, and an insulating layer interposed between the conductive layer and the semiconductor layer. Components included in the pixel circuit layer PCL can form a pixel circuit. The pixel circuit can include a switching element and a driving transistor. In an embodiment, for example, the switching element can be implemented by a thin film transistor (TFT). The pixel circuit can be used to generate an electrical signal required for the light emitting element LD to produce light. The pixel circuit can be electrically connected to the light emitting element LD to provide the electrical signal to the light emitting element LD.

[0076] The light emitting element layer EML can be disposed on the pixel circuit layer PCL (e.g., in the third direction DR3). In an embodiment, the light emitting element layer EML can include a light emitting element LD, a pixel definition layer PDL, a low-reflection inorganic layer LRI, and a sealing layer TFE. The light emitting element LD can include (e.g., be arranged in the third direction DR3) a first electrode ELT1, a light emitting layer EL, and a second electrode ELT2.

[0077] The first electrode ELT1 can be disposed on the pixel circuit layer PCL (e.g., directly on the pixel circuit layer PCL in the third direction DR3). The first electrode ELT1 can be electrically connected to the switching element constituting the pixel circuit to receive the electrical signal provided from the pixel circuit. In an embodiment, the first electrode ELT1 can be referred to as an anode electrode. In an embodiment, the first electrode ELT1 can include a light-reflecting conductive material, and thus, the light emission efficiency of light emitted from the light emitting layer EL can be improved. However, embodiments of the present disclosure are not necessarily limited thereto, and the material of the first electrode ELT1 can vary.

[0078] The pixel definition layer PDL can be disposed on the pixel circuit layer PCL and the first electrode ELT1 (e.g., directly on the pixel circuit layer PCL and the first electrode ELT1). The pixel definition layer PDL can include a pixel opening PXO that exposes at least a portion of the first electrode ELT1. For example, in an embodiment, the pixel definition layer PDL can be in direct contact with an end portion of the first electrode ELT1 and expose a central portion of the first electrode ELT1. In an embodiment, the pixel definition layer PDL can include at least one material selected from a group consisting of an acrylic resin, an epoxy resin, a phenol resin, a polyamide resin, and a polyimide resin. However, embodiments of the present disclosure are not necessarily limited thereto, and the material of the pixel definition layer PDL can vary. For example, the pixel definition layer PDL can include an inorganic material.

[0079] The light-emitting layer EL can be disposed on the first electrode ELT1 (e.g., in the third direction DR3) in the pixel opening PXO of the pixel definition layer PDL. The light-emitting layer EL can have a multi-layer thin film structure including a light generating layer. In embodiments, the light-emitting layer EL can include, stacked in the third direction DR3, a hole injection layer, a hole transport layer, an organic light-emitting layer, a hole blocking layer, an electron transport layer, and an electron injection layer, in this order.

[0080] The second electrode ELT2 can be disposed (e.g., in the third direction DR3) on the pixel definition layer PDL and the light-emitting layer EL. The second electrode ELT2 can receive a common voltage provided by an embedded circuit or a display driver DDV (see Figure 1 ) disposed in the non-display area NDA (see Figure 1 ). In embodiments, the second electrode ELT2 can be referred to as a cathode electrode. In embodiments, the second electrode ELT2 can include a substantially transparent or semi-transparent conductive material to satisfy a predetermined light transmittance. In embodiments, the second electrode ELT2 can be commonly disposed across multiple sub-pixels SPX. However, embodiments of the present disclosure are not necessarily limited thereto.

[0081] The light-emitting layer EL can generate and emit light based on an electrical signal provided from the first electrode ELT1 and the second electrode ELT2. In this embodiment, an area in which the light emitted from the light-emitting layer EL is actually visible can be referred to as a light-emitting area EA. For example, the light-emitting area EA can be an area substantially the same as or similar to an area in which the pixel opening PXO is defined.

[0082] The low-reflection inorganic layer LRI can be disposed on the second electrode ELT2 (e.g., directly on the second electrode ELT2 in the third direction DR3). The low-reflection inorganic layer LRI can absorb light incident from the outside (e.g., an external environment) into the display layer DP and can reduce the external light reflectance of the display device DD. In embodiments, the low-reflection inorganic layer LRI can be composed of an inorganic material including at least one of a metal or a metal compound, in consideration of a refractive index and a light absorption coefficient. However, embodiments of the present disclosure are not necessarily limited thereto, and the material of the low-reflection inorganic layer LRI can vary. In some embodiments, the low-reflection inorganic layer LRI can be omitted.

[0083] The encapsulation layer TFE can be disposed on the low-reflection inorganic layer LRI (e.g., directly on the low-reflection inorganic layer LRI in the third direction DR3). An upper surface of the encapsulation layer TFE can be substantially flat. Accordingly, the encapsulation layer TFE can serve to protect components (e.g., the low-reflection inorganic layer LRI, the second electrode ELT2, etc.) disposed on the encapsulation layer TFE from external factors (e.g., moisture, oxygen, etc.). Figure 4The input sensing layer TSP compensates for a height difference caused by the light emitting element LD and the pixel definition layer PDL. In an embodiment, the encapsulation layer TFE can include a first inorganic encapsulation layer, an organic encapsulation layer, and a second inorganic encapsulation layer sequentially stacked in the third direction DR3. In this embodiment, the encapsulation layer TFE can function to protect components disposed below the encapsulation layer TFE from external foreign substances (e.g., moisture, gas, etc.).

[0084] Figure 4 is a cross-sectional view illustrating Figure 2 an input sensing layer.

[0085] Referring to Figure 4 , the input sensing layer TSP can be disposed on the encapsulation layer TFE. In an embodiment, the input sensing layer TSP can be disposed directly (e.g., in the third direction DR3) on the encapsulation layer TFE.

[0086] In an embodiment, the input sensing layer TSP can include a first insulating layer INS1, a first conductive pattern layer CP1, a second insulating layer INS2, a second conductive pattern layer CP2, and a protection layer PVX, which are sequentially stacked in the third direction DR3.

[0087] In an embodiment, the first insulating layer INS1 can be disposed on the encapsulation layer TFE (e.g., directly on the encapsulation layer TFE in the third direction DR3). The first insulating layer INS1 can form a sensor base layer SBSL and can thereby serve as a base on which the first conductive pattern layer CP1, the second insulating layer INS2, the second conductive pattern layer CP2, and the protection layer PVX are to be disposed.

[0088] In an embodiment, the first conductive pattern layer CP1 can be disposed on the first insulating layer INS1 (e.g., directly on the first insulating layer INS1 in the third direction DR3). The second conductive pattern layer CP2 can be disposed on the second insulating layer INS2 (e.g., directly on the second insulating layer INS2 in the third direction DR3). The second insulating layer INS2 can be interposed (e.g., in the third direction DR3) between the first conductive pattern layer CP1 and the second conductive pattern layer CP2. The protection layer PVX can be disposed on the second conductive pattern layer CP2 (e.g., directly on the second conductive pattern layer CP2 in the third direction DR3). In an embodiment, the second insulating layer INS2 can be referred to as a sensing insulating layer.

[0089] The first conductive pattern layer CP1 and the second conductive pattern layer CP2 can include a single layer or multiple layers of a metal layer. In an embodiment, the first conductive pattern layer CP1 and the second conductive pattern layer CP2 can include at least one of various metal materials including gold (Au), silver (Ag), aluminum (Al), molybdenum (Mo), chromium (Cr), titanium (Ti), nickel (Ni), neodymium (Nd), copper (Cu), and platinum (Pt), or an alloy thereof. According to an embodiment, the first conductive pattern layer CP1 and the second conductive pattern layer CP2 can include at least one of various transparent conductive materials including silver nanowires (AgNW), indium tin oxide (ITO), indium zinc oxide (IZO), indium gallium zinc oxide (IGZO), antimony zinc oxide (AZO), indium tin zinc oxide (ITZO), zinc oxide (ZnO), tin oxide (e.g., SnO2), carbon nanotubes (CNT), and graphene. However, embodiments of the present disclosure are not necessarily limited thereto.

[0090] The first insulating layer INS1, the second insulating layer INS2, and the protective layer PVX can include an inorganic insulating material and / or an organic insulating material. In an embodiment, the inorganic insulating material can be at least one selected from the group consisting of, for example, silicon nitride, silicon oxide, silicon oxynitride, and aluminum oxide. The organic insulating material can be at least one selected from the group consisting of, for example, acrylic resin, epoxy resin, phenol resin, polyamide resin, and polyimide resin. However, the materials of the first insulating layer INS1, the second insulating layer INS2, and the protective layer PVX are not limited thereto.

[0091] In an embodiment, the second insulating layer INS2 can include an organic material. In an embodiment in which the second insulating layer INS2 includes an organic material, the risk of a short circuit occurring between the first conductive pattern layer CP1 and the second conductive pattern layer CP2 can be reduced. Accordingly, even when the thickness of at least one of the first conductive pattern layer CP1 and the second conductive pattern layer CP2 is increased, the risk of a structure can be reduced. According to this fact, the degree of freedom of process design can be improved.

[0092] Figure 5 is a plan view illustrating a sensing electrode array disposed in a sensing region of Figure 1 . Figure 6 is a view illustrating a first sensing electrode array of Figure 5 . Figure 7 is a view illustrating a second sensing electrode array of Figure 5 .

[0093] Referring to Figure 5 , an input sensing layer TSP (see Figure 4The sensing electrode array SP may be disposed in the sensing region SA. In an embodiment, the sensing electrode array SP may include a first sensing electrode array SP1 and a second sensing electrode array SP2.

[0094] refer to Figure 6 The first sensing electrode array SP1 can extend longitudinally along the first direction DR1. The first sensing electrode array SP1 may include a first sensing electrode SP1E and a bridging portion BR_SP1. In an embodiment, the first sensing electrode SP1E and the bridging portion BR_SP1 constituting the first sensing electrode array SP1 can serve as... Figure 4 The second conductive pattern layer CP2 is implemented.

[0095] In an embodiment, the first sensing electrode SP1E may be, for example, an emitter (Tx) patterned electrode. The first sensing electrode SP1E may be arranged on the first direction DR1. For example, adjacent first sensing electrodes SP1E may be spaced apart from each other on the first direction DR1, and a bridging portion BR_SP1 may be disposed between the adjacent first sensing electrodes SP1E.

[0096] The bridging portion BR_SP1 can electrically connect adjacent first sensing electrodes SP1E. In an embodiment, the width of each bridging portion BR_SP1 in the second direction DR2 can be smaller than the width of each first sensing electrode SP1E in the second direction DR2.

[0097] refer to Figure 7 The second sensing electrode array SP2 can extend longitudinally along the second direction DR2. The second sensing electrode array SP2 may include a second sensing electrode SP2E and a bridging wiring BR_SP2. In an embodiment, the second sensing electrode SP2E can serve as... Figure 4 The second conductive pattern layer CP2 is used to achieve this, and the bridging wiring BR_SP2 can be used as... Figure 4 This is achieved through the first conductive pattern layer CP1.

[0098] In an embodiment, the second sensing electrode SP2E may be, for example, a receiver (Rx) patterned electrode. The second sensing electrode SP2E may be arranged on the second direction DR2. For example, in an embodiment, adjacent second sensing electrodes SP2E may be spaced apart from each other on the second direction DR2, and bridging wiring BR_SP2 may be arranged between adjacent second sensing electrodes SP2E. In an embodiment, each second sensing electrode SP2E may have a rectangular shape when viewed in a plan view. In this embodiment, the width of each second sensing electrode SP2E on the second direction DR2 may be greater than its width on the first direction DR1.

[0099] The bridge wiring BR_SP2 can electrically connect adjacent second sensing electrodes SP2E to each other in the second sensing electrode array SP2. In an embodiment, the bridge wiring BR_SP2 can be connected to the second sensing electrode SP2E through a bridge contact hole YCNT_BR (see Figure 4 formed in the second insulating layer INS2. Figure 12

[0100] Referring again to Figure 5 , a plurality of first sensing electrode arrays SP1 can be provided, and a plurality of second sensing electrode arrays SP2 can be provided. The first sensing electrode arrays SP1 can be arranged in the second direction DR2, and the second sensing electrode arrays SP2 can be arranged in the first direction DR1. For example, in an embodiment, the first sensing electrode arrays SP1 can include first sensing electrode arrays SP1 arranged in a first column L1 and first sensing electrode arrays SP1 arranged in a second column L2 adjacent (e.g., in the second direction DR2) to the first column L1. For example, the second sensing electrode arrays SP2 can include second sensing electrode arrays SP2 arranged in a first row R1 and second sensing electrode arrays SP2 arranged in a second row R2 adjacent (e.g., in the first direction DR1) to the first row R1.

[0101] In an embodiment, the first sensing electrode arrays SP1 and the second sensing electrode arrays SP2 can be provided to cross each other by being insulated (e.g., electrically insulated) from each other so as to fill the sensing area SA substantially without any gap. For example, when viewed in a plan view, the first sensing electrode arrays SP1 implemented as the second conductive pattern layer CP2 and the second sensing electrodes SP2E can be separated from each other. In this embodiment, when viewed in a plan view, the bridge wiring BR_SP2 implemented as the first conductive pattern layer CP1 can be provided to partially overlap and cross the bridge portion BR_SP1 in an insulating state. Figure 4 Figure 4 In an embodiment, the bridge wiring BR_SP2 implemented as the first conductive pattern layer CP1 can be provided to partially overlap and cross the bridge portion BR_SP1 in an insulating state.

[0102] Figures 8 to 11 is a plan view illustrating a display device according to an embodiment of the disclosure. Figure 12 is a cross-sectional view taken along line I1-I1' of Figure 8 . Figure 13 is a cross-sectional view taken along line I2-I2' of Figure 8 . Figure 14 is a cross-sectional view taken along line I3-I3' of Figure 8 .

[0103] Figures 8 to 11 is an enlarged plan view of a portion of a display area DA and a sensing area SA overlapping the display area DA described with reference to Figure 1 . Figures 8 to 11 ​​The components disposed in the partial region are shown. The partial region can be a region corresponding to the region AR1 of Figure 5 .

[0104] Figure 9 is a plan view showing the display layer DP disposed in the region AR1, Figure 10 is a plan view showing the first conductive pattern layer CP1 disposed in the region AR1, and Figure 11 is a plan view showing the second conductive pattern layer CP2 disposed in the region AR1 and the contact hole formed in the second insulating layer INS2 in the region AR1. Figure 8 is a plan view showing the components shown in Figures 9 to 11 in an overlapping manner, and reference signs are omitted for the sake of clarity.

[0105] Referring to Figure 9 , the display layer DP can include sub-pixels SPX disposed in the region AR1 (see Figure 1 ). As described above with reference to Figure 3 , each sub-pixel SPX can be configured to be substantially identical or similar to each other. In an embodiment, the sub-pixels SPX can be disposed in the region AR1 in a predetermined rule to substantially fill the region AR1 (or the display area DA) without any gap.

[0106] For example, a pixel unit region PXLU can be defined. In an embodiment, the pixel unit region PXLU can include a first pixel unit region PXLA and a second pixel unit region PXLA' adjoining the first pixel unit region PXLA in an opposite direction of the first direction DR1.

[0107] In an embodiment, in the first pixel unit region PXLA, a first-first light emitting region EA1 of a first-first sub-pixel SPX1, a second-first light emitting region EA2 of a second-first sub-pixel SPX2, and a third-first light emitting region EA3 of a third-first sub-pixel SPX3 can be disposed. Each of the first-first light emitting region EA1, the second-first light emitting region EA2, and the third-first light emitting region EA3 can be configured to be substantially identical or similar to the light emitting region EA described above in connection with Figure 3 .

[0108] In an embodiment, the first-first sub-pixel SPX1 can be a blue sub-pixel that emits light of a first color, such as blue. The first-first light emitting region EA1 can be a region in which light of the first color emitted from the first-first sub-pixel SPX1 is visible. In an embodiment, the second-first sub-pixel SPX2 can be a red sub-pixel that emits light of a second color, such as red. The second-first light emitting region EA2 can be a region in which light of the second color emitted from the second-first sub-pixel SPX2 is visible. In an embodiment, the third-first sub-pixel SPX3 can be a green sub-pixel that emits light of a third color, such as green. The third-first light emitting region EA3 can be a region in which light of the third color emitted from the third-first sub-pixel SPX3 is visible.

[0109] In an embodiment, an area of the first-first light emitting region EA1 (e.g., in a plan view) can be greater than an area of the second-first light emitting region EA2 (e.g., in a plan view) and greater than an area of the third-first light emitting region EA3 (e.g., in a plan view). In an embodiment, an area of the second-first light emitting region EA2 (e.g., in a plan view) can be less than an area of the third-first light emitting region EA3 (e.g., in a plan view). In this way, by forming the areas of the first-first light emitting region EA1, the second-first light emitting region EA2, and the third-first light emitting region EA3 differently, a deviation in light emitting efficiency that occurs due to the colors of the first-first sub-pixel SPX1, the second-first sub-pixel SPX2, and the third-first sub-pixel SPX3 can be compensated for.

[0110] In an embodiment, the first-first light emitting region EA1 can be separated from (e.g., spaced apart from) the second-first light emitting region EA2 and the third-first light emitting region EA3 in the second direction DR2. The second-first light emitting region EA2 can be separated from (e.g., spaced apart from) the third-first light emitting region EA3 in the first direction DR1.

[0111] In an embodiment, in the second pixel unit region PXLA', a first-second light emitting region EA1' of a first-second sub-pixel SPX1', a second-second light emitting region EA2' of a second-second sub-pixel SPX2', and a third-second light emitting region EA3' of a third-second sub-pixel SPX3' can be disposed. Each of the first-second light emitting region EA1', the second-second light emitting region EA2', and the third-second light emitting region EA3' can be configured substantially the same as or similar to the light emitting regions EA described above with reference to FIGS. 1A and 1B. Figure 3

[0112] ​In an embodiment, the first-second sub-pixel SPX1' can be a blue sub-pixel that emits light of a first color, such as blue. The first-second emission area EA1' can be an area in which light of the first color emitted from the first-second sub-pixel SPX1' is visible. In an embodiment, the second-second sub-pixel SPX2' can be a red sub-pixel that emits light of a second color, such as red. The second-second emission area EA2' can be an area in which light of the second color emitted from the second-second sub-pixel SPX2' is visible. The third-second sub-pixel SPX3' can be a green sub-pixel that emits light of a third color, such as green. The third-second emission area EA3' can be an area in which light of the third color emitted from the third-second sub-pixel SPX3' is visible.

[0113] In an embodiment, an area of the first-second emission area EA1' (e.g., in a plan view) can be substantially the same as an area of the first-first emission area EA1 (e.g., in a plan view). An area of the second-second emission area EA2' (e.g., in a plan view) can be substantially the same as an area of the second-first emission area EA2 (e.g., in a plan view). An area of the third-second emission area EA3' (e.g., in a plan view) can be substantially the same as an area of the third-first emission area EA3 (e.g., in a plan view).

[0114] The first-second emission area EA1' can be separated from (e.g., spaced apart from) the second-second emission area EA2' and the third-second emission area EA3' in the second direction DR2. The first-second emission area EA1' and the first-first emission area EA1 can be arranged in the first direction DR1.

[0115] The second-second emission area EA2' can be separated from (e.g., spaced apart from) the third-second emission area EA3' in the first direction DR1. The third-second emission area EA3', the second-second emission area EA2', the third-first emission area EA3, and the second-first emission area EA2 can be arranged in the first direction DR1.

[0116] In an embodiment, each of the emission areas EA1, EA2, EA3, EA1', EA2', and EA3' can have a rectangular shape with rounded corners (e.g., in a plan view). However, embodiments of the present disclosure are not necessarily limited thereto.

[0117] A plurality of pixel unit areas PXLU can be provided, in each of which the light emitting areas EA1, EA2, EA3, EA1', EA2', and EA3' are provided. In an embodiment, these pixel unit areas PXLU can be arranged in the area AR1 (or display area DA) according to a predetermined rule to fill the area AR1 (or display area DA) substantially without any gap.

[0118] With reference to Figure 11 , the second conductive pattern layer CP2 can be implemented as a grid pattern. In an embodiment, the grid pattern can include grid openings arranged according to a predetermined rule.

[0119] For example, a unit opening area UOA can be defined. In an embodiment, the second conductive pattern layer CP2 implemented as a grid pattern can include a first grid opening OP1, a second-first grid opening OP2, a third-first grid opening OP3, a second-second grid opening OP2', and a third-second grid opening OP3' located in the unit opening area UOA.

[0120] In an embodiment, the unit opening area UOA can substantially completely overlap (e.g., in the third direction DR3) the pixel unit areas PXLU described above with reference to Figure 9 In this embodiment, as shown in Figure 8 , the first-first light emitting area EA1 and the first-second light emitting area EA1' can be exposed through the first grid opening OP1, the second-first light emitting area EA2 can be exposed through the second-first grid opening OP2, the third-first light emitting area EA3 can be exposed through the third-first grid opening OP3, the second-second light emitting area EA2' can be exposed through the second-second grid opening OP2', and the third-second light emitting area EA3' can be exposed through the third-second grid opening OP3'. Thus, light emitted from the light emitting areas EA1, EA2, EA3, EA1', EA2', and EA3' can be substantially not blocked by the second conductive pattern layer CP2.

[0121] A plurality of unit opening areas UOA can be provided. In an embodiment, these unit opening areas UOA can be arranged in the area AR1 (or sensing area SA) according to a predetermined rule to overlap with the respective pixel unit areas PXLU, thereby filling the area AR1 (or sensing area SA) substantially without any gap.

[0122] In an embodiment, the second conductive pattern layer CP2 can include a first sensing electrode array SP1, a second-first sensing electrode SP2E1, and a second-second sensing electrode SP2E2.

[0123] Figure 11The first sensing electrode array SP1 shown in FIG. 6A can be understood to illustrate the above-described first sensing electrode array SP1. Figure 6 The bridge portion BR_SP1 included in the first sensing electrode array SP1 described above and the portions of the two first sensing electrodes SP1E connected by the bridge portion BR_SP1. Figure 11 The second-first sensing electrode SP2E1 and the second-second sensing electrode SP2E2 shown in FIG. 6B can be understood to illustrate the above-described second-first sensing electrode SP2E1 and the second-second sensing electrode SP2E2. Figure 7 The portions of the two adjacent second sensing electrodes SP2E included in the second sensing electrode array SP2 described above.

[0124] The first sensing electrode array SP1, the second-first sensing electrode SP2E1, and the second-second sensing electrode SP2E2 can be implemented due to the portion of the mesh pattern being cut out. For example, the first sensing electrode array SP1, the second-first sensing electrode SP2E1, and the second-second sensing electrode SP2E2 can be provided as separate components from each other.

[0125] For example, in an embodiment, a first cut line SEL1 can be defined between the first sensing electrode array SP1 and the second-first sensing electrode SP2E1. In an embodiment, the second conductive pattern layer CP2 implemented as a mesh pattern can be cut along the first cut line SEL1. In this embodiment, some of the mesh openings can be in communication with each other along the first cut line SEL1.

[0126] For example, in an embodiment, a second cut line SEL2 can be defined between the first sensing electrode array SP1 and the second-second sensing electrode SP2E2. In an embodiment, the second conductive pattern layer CP2 implemented as a mesh pattern can be cut along the second cut line SEL2. In this embodiment, some other mesh openings of the mesh openings can be in communication with each other along the second cut line SEL2.

[0127] Reference is made to Figure 10 In an embodiment, the first conductive pattern layer CP1 can include a bridge wiring BR_SP2 and a compensation bridge wiring DBR.

[0128] The bridge wiring BR_SP2 can be understood to be the above-described bridge wiring BR_SP2. Figure 7 The bridge wiring BR_SP2 described above.

[0129] In an embodiment, the compensation bridge wiring DBR can include a first compensation bridge wiring DBR_SP1, a second-first compensation bridge wiring DBR_SP2E1, and a second-second compensation bridge wiring DBR_SP2E2. The compensation bridge wiring DBR can be used to reduce visibility of the first reflected light reflected by the bridge wiring BR_SP2. For example, in a comparative embodiment in which the compensation bridge wiring DBR is not provided, the first reflected light reflected by the bridge wiring BR_SP2 can be noticeably seen as a bright spot by a user of the display device DD. However, in an embodiment in which the compensation bridge wiring DBR is additionally provided, the second reflected light reflected by the compensation bridge wiring DBR can be seen together with the first reflected light by the user of the display device DD. In this embodiment, since the second reflected light forms a reflected light pattern together with the first reflected light according to a predetermined rule, the first reflected light is not seen as a noticeable bright spot. Accordingly, it is possible to prevent deterioration of visibility of the display device DD.

[0130] In an embodiment, the bridge wiring BR_SP2 and the compensation bridge wiring DBR can be separated from each other (e.g., spaced apart from each other). In this embodiment, the first compensation bridge wiring DBR_SP1, the second-first compensation bridge wiring DBR_SP2E1, and the second-second compensation bridge wiring DBR_SP2E2 can also be separated from each other (e.g., spaced apart from each other).

[0131] In an embodiment, each of the bridge wiring BR_SP2, the first compensation bridge wiring DBR_SP1, the second-first compensation bridge wiring DBR_SP2E1, and the second-second compensation bridge wiring DBR_SP2E2 can extend longitudinally in the second direction DR2.

[0132] In an embodiment, a length of the bridge wiring BR_SP2 in the second direction DR2 can be greater than each of a length of the first compensation bridge wiring DBR_SP1 in the second direction DR2, a length of the second-first compensation bridge wiring DBR_SP2E1 in the second direction DR2, and a length of the second-second compensation bridge wiring DBR_SP2E2 in the second direction DR2.

[0133] In an embodiment, the length of the first compensation bridge wiring DBR_SP1 in the second direction DR2, the length of the second-first compensation bridge wiring DBR_SP2E1 in the second direction DR2, and the length of the second-second compensation bridge wiring DBR_SP2E2 in the second direction DR2 can be substantially the same as each other.

[0134] In an embodiment, the bridge wiring BR_SP2 can include a bridge opening BR_OPN. Due to the bridge opening BR_OPN, the first insulating layer INS1 disposed under the first conductive pattern layer CP1 can be exposed. In an embodiment, the bridge opening BR_OPN can have various shapes when viewed in a plan view. For example, as shown in Figure 10 , the bridge opening BR_OPN can have a hexagonal shape. However, the planar shape of the bridge opening BR_OPN is not necessarily limited thereto.

[0135] In an embodiment, one bridge wiring BR_SP2 can include at least two bridge openings BR_OPN. For example, as shown in Figure 10 , in an embodiment, one bridge wiring BR_SP2 can include two bridge openings BR_OPN. However, the present disclosure embodiments are not necessarily limited thereto, and the bridge wiring BR_SP2 can include three or more bridge openings BR_OPN in some embodiments.

[0136] Referring to Figures 8 to 14 , the first conductive pattern layer CP1 and the second conductive pattern layer CP2 can be connected to (e.g., directly connected to) each other through a contact hole CNT formed in the second insulating layer INS2. The planar arrangement of the contact hole CNT is shown in Figure 11 .

[0137] In an embodiment, the contact hole CNT can include a bridge contact hole YCNT_BR, a first compensation contact hole YCNT_D1, a second-first compensation contact hole YCNT_D2a, a second-second compensation contact hole YCNT_D2b, and a dummy contact hole DCNT.

[0138] In an embodiment, the bridge wiring BR_SP2 can be connected to (e.g., directly connected to) the second-first sensing electrode SP2E1 and the second-second sensing electrode SP2E2 through the bridge contact hole YCNT_BR. Accordingly, the bridge contact hole YCNT_BR for electrical connection between the second-first sensing electrode SP2E1 and the second-second sensing electrode SP2E2 can be provided.

[0139] In an embodiment, the first compensation bridge wiring DBR_SP1 can be connected to (e.g., directly connected to) the first sensing electrode array SP1 through the first compensation contact hole YCNT_D1. The second-first compensation bridge wiring DBR_SP2E1 can be connected to (e.g., directly connected to) the second-first sensing electrode SP2E1 through the second-first compensation contact hole YCNT_D2a. The second-second compensation bridge wiring DBR_SP2E2 can be connected to (e.g., directly connected to) the second-second sensing electrode SP2E2 through the second-second compensation contact hole YCNT_D2b.

[0140] The first sensing electrode array SP1 can directly contact the first insulating layer INS1 exposed by the bridge opening BR_OPN through the dummy contact hole DCNT. In this embodiment, the bridge opening BR_OPN can be separated from the dummy contact hole DCNT while surrounding the dummy contact hole DCNT when viewed in a plan view. Accordingly, a portion of the first sensing electrode array SP1 disposed in the dummy contact hole DCNT can be separated from the bridge wiring BR_SP2. Thus, a short circuit between the first sensing electrode array SP1 and the bridge wiring BR_SP2 does not occur. For example, insulation can be ensured between the first sensing electrode array SP1 and the second sensing electrode array SP2 (see Figure 5 ).

[0141] The dummy contact hole DCNT, the first compensation contact hole YCNT_D1, the second-first compensation contact hole YCNT_D2a, and the second-second compensation contact hole YCNT_D2b can be used to reduce the visibility of the third reflected light reflected by the bridge contact hole YCNT_BR. For example, in a comparative embodiment in which the dummy contact hole DCNT, the first compensation contact hole YCNT_D1, the second-first compensation contact hole YCNT_D2a, and the second-second compensation contact hole YCNT_D2b are not present, the third reflected light reflected by the bridge contact hole YCNT_BR can be clearly visible to a user of the display device DD as a bright spot. However, in an embodiment in which the dummy contact hole DCNT, the first compensation contact hole YCNT_D1, the second-first compensation contact hole YCNT_D2a, and the second-second compensation contact hole YCNT_D2b are additionally provided, the fourth reflected light reflected by the dummy contact hole DCNT, the first compensation contact hole YCNT_D1, the second-first compensation contact hole YCNT_D2a, and the second-second compensation contact hole YCNT_D2b can be visible to a user of the display device DD together with the third reflected light. In this embodiment, since the fourth reflected light forms a reflected light pattern together with the third reflected light according to a predetermined rule, the third reflected light can not be visible as a clear bright spot. Thus, it is possible to prevent the visibility of the display device DD from deteriorating.

[0142] In an embodiment, a plurality of each of the bridge wiring BR_SP2, the first compensation bridge wiring DBR_SP1, the second-first compensation bridge wiring DBR_SP2E1, and the second-second compensation bridge wiring DBR_SP2E2 can be provided. For example, in an embodiment as shown in FIG. 7, two bridge wirings BR_SP2 can be provided between an area surrounded by the first scribe line SEL1 and an area surrounded by the second scribe line SEL2 in a plan view. Figure 10

[0143] ​In an embodiment, a plurality of the bridge contact holes YCNT BR, the first compensation contact holes YCNT D1, the second-first compensation contact holes YCNT D2a, and the second-second compensation contact holes YCNT D2b can be provided. For example, as shown in Figure 8 In an embodiment, two bridge contact holes YCNT BR can be provided for each bridge wiring BR SP2. For example, as shown in Figure 8 In an embodiment, two first compensation contact holes YCNT D1 can be provided for each first compensation bridge wiring DBR SP1. For example, as shown in Figure 8 In an embodiment, two second-first compensation contact holes YCNT D2a can be provided for each second-first compensation bridge wiring DBR SP2E1. For example, as shown in Figure 8 In an embodiment, two second-second compensation contact holes YCNT D2b can be provided for each second-second compensation bridge wiring DBR SP2E2.

[0144] In an embodiment, a plurality of the dummy contact holes DCNT can be provided. For example, as shown in Figure 8 In an embodiment, the dummy contact holes DCNT can be provided in one-to-one correspondence with the bridge openings BR OPN.

[0145] In an embodiment, each of the contact holes CNT can be located in an intermediate region between two first mesh openings OP1 included in two unit opening regions UOA adjacent to each other in the first direction DR1. For example, in an embodiment, one dummy contact hole DCNT can be located in an intermediate region between two first mesh openings OP1 included in two unit opening regions UOA adjacent to each other in the first direction DR1. In this embodiment, as shown in Figure 8 and Figure 11 In an embodiment, a regularity can be imparted to the planar arrangement of the contact holes CNT.

[0146] In an embodiment, when the region AR1 shown in Figure 8 is divided into unit regions each having the same area and the same shape (e.g., in a plan view), the number of the contact holes CNT present in any one of the unit regions can be the same as the number of the contact holes CNT present in another of the unit regions. In this embodiment, a separation distance in the second direction DR2 between two contact holes CNT adjacent to each other in the second direction DR2 can be constant, and a separation distance in the first direction DR1 between two contact holes CNT adjacent to each other in the first direction DR1 can be constant. In this way, since the contact holes CNT are arranged regularly, a reflection pattern visible by reflected light reflected by the contact holes CNT can have a regularity. Therefore, the visibility of this reflection pattern can be substantially reduced.

[0147] Therefore, in the embodiments of the present disclosure, by imparting regularity to the arrangement of the contact holes CNT, the visibility of the reflection pattern appearing by the reflected light reflected by the contact holes CNT can be significantly reduced. For example, in the embodiments of the present disclosure, while imparting the above-described regularity to the contact holes CNT, in order to ensure insulation between the bridge wiring BR_SP2 and the first sensing electrode array SP1, a structure is included in which the bridge wiring BR_SP2 includes a bridge opening BR_OPN and the first sensing electrode array SP1 is in direct contact with the first insulating layer INS1 exposed by the bridge opening BR_OPN through dummy contact holes DCNT.

[0148] Figures 15 to 18 is a plan view showing a display device according to an embodiment of the present disclosure. Figure 19 is a cross-sectional view taken along the line J1-J1' of Figure 15 .

[0149] In describing Figures 15 to 19 embodiments described above with reference to Figures 8 to 14 , differences will mainly be described compared to the embodiments described above with reference to , and in order to avoid overly lengthy explanations, repeated descriptions of the same or similar elements can be omitted.

[0150] Figures 15 to 19 With reference to , the first conductive pattern layer CP1 can further include an additional compensation bridge wiring ADBR. In embodiments, the additional compensation bridge wiring ADBR can include a first additional compensation bridge wiring ADBR_SP1, a second-first additional compensation bridge wiring ADBR_SP2E1, and a second-second additional compensation bridge wiring ADBR_SP2E2. The additional compensation bridge wiring ADBR can be separate (e.g., spaced apart) from the compensation bridge wiring DBR.

[0151] Further, in the second insulating layer INS2, a first additional compensation contact hole AYCNT_D1 for connecting the first additional compensation bridge wiring ADBR_SP1 and the first sensing electrode array SP1 to each other, a second-first additional compensation contact hole AYCNT_D2a for connecting the second-first additional compensation bridge wiring ADBR_SP2E1 and the second-first sensing electrode SP2E1 to each other, and a second-second additional compensation contact hole AYCNT_D2b for connecting the second-second additional compensation bridge wiring ADBR_SP2E2 and the second-second sensing electrode SP2E2 to each other can also be additionally formed. For example, the contact holes CNT can also include the first additional compensation contact hole AYCNT_D1, the second-first additional compensation contact hole AYCNT_D2a, and the second-second additional compensation contact hole AYCNT_D2b.

[0152] In an embodiment, a plurality of each of the first additional compensation bridge wirings ADBR_SP1, the second-first additional compensation bridge wirings ADBR_SP2E1, and the second-second additional compensation bridge wirings ADBR_SP2E2 can be provided.

[0153] In an embodiment, a plurality of each of the first additional compensation contact holes AYCNT_D1, the second-first additional compensation contact holes AYCNT_D2a, and the second-second additional compensation contact holes AYCNT_D2b can be provided.

[0154] In comparison with the embodiment described above with reference to Figures 8 to 14 , the embodiment shown in Figures 15 to 19 may have a larger number of the contact holes CNT per unit area. Even in this embodiment, as shown in Figure 15 and Figure 18 , regularity can be imparted to the arrangement of the contact holes CNT. For example, each of the contact holes CNT can be located in an intermediate region between two of the first mesh openings OP1 included in two of the unit opening areas UOA adjacent in the first direction DR1. For example, in an embodiment, when the region AR1 shown in Figure 15 is divided into unit areas having the same area and the same shape, the number of the contact holes CNT present in any one of the unit areas can be the same as the number of the contact holes CNT present in another one of the unit areas. In this embodiment, a separation distance in the second direction DR2 between two of the contact holes CNT adjacent in the second direction DR2 can be constant, and a separation distance in the first direction DR1 between two of the contact holes CNT adjacent in the first direction DR1 can be constant.

[0155] Therefore, since the contact holes CNT are arranged regularly, a reflection pattern visible by reflected light reflected by the contact holes CNT can have regularity. Therefore, visibility of such a reflection pattern can be substantially reduced.

[0156] Figures 20 to 23 is a plan view showing a display device according to an embodiment of the present disclosure. Figure 24 is a cross-sectional view taken along the line K1-K1' of Figure 20 . Figure 25 is a cross-sectional view taken along the line K2-K2' of Figure 20 .

[0157] In describing Figures 20 to 25 , differences in comparison with the embodiment described above with reference to Figures 8 to 14 will mainly be described, and repeated description of similar or identical elements can be omitted for the sake of brevity of description.

[0158] Reference will be made to Figures 20 to 25Two contact holes CNT can be located in an intermediate region between two first mesh openings OP1 included in two cell opening regions UOA adjacent to each other in the first direction DR1.

[0159] For example, in an embodiment, the intermediate regions can include a first intermediate region IA1 in which two dummy contact holes DCNT are positioned, a second intermediate region IA2 in which two first compensation contact holes YCNT_D1 are positioned, a third intermediate region IA3 in which two second-first compensation contact holes YCNT_D2a are positioned, a fourth intermediate region IA4 in which two second-second compensation contact holes YCNT_D2b are positioned, a fifth intermediate region IA5 in which one second-first compensation contact hole YCNT_D2a and one bridge contact hole YCNT_BR are positioned, and a sixth intermediate region IA6 in which one second-second compensation contact hole YCNT_D2b and one bridge contact hole YCNT_BR are positioned.

[0160] In this embodiment, one bridge opening BR_OPN can be configured to surround two dummy contact holes DCNT. However, the embodiments of the present disclosure are not necessarily limited thereto. For example, in some embodiments, one bridge opening BR_OPN can be configured to surround three or more dummy contact holes DCNT.

[0161] In comparison with the embodiments described above with reference to Figures 8 to 14 , the embodiments shown in Figures 20 to 25 may have a larger number of contact holes CNT per cell region. Even in this embodiment, as shown in Figure 20 and Figure 23 , regularity can be imparted to the arrangement of the contact holes CNT.

[0162] Therefore, since the contact holes CNT are arranged regularly, a reflection pattern visible by reflected light reflected by the contact holes CNT can have regularity. Therefore, the visibility of such a reflection pattern can be substantially reduced.

[0163] Figure 26 FIG. 1 is a diagram illustrating an electronic device including a display device according to an embodiment of the present disclosure. Figure 27 FIG. 2 is a diagram illustrating an embodiment in which the electronic device of Figure 26 is implemented as a smart phone. Figure 28 FIG. 3 is a diagram illustrating an embodiment in which the electronic device of Figure 26 is implemented as a tablet PC.

[0164] Referring to Figures 26 to 28In this embodiment, the electronic device 1000 may include a processor 1010, a memory device 1020, a storage device 1030, an input / output (I / O) device 1040, a power supply 1050, and a display device 1060. The display device 1060 may be a combination of the above. Figure 1 The aforementioned display device DD. The electronic device 1000 may further include multiple ports capable of communicating with graphics cards, sound cards, memory cards, USB devices, etc., or with other systems. In embodiments, such as Figure 27 As shown, the electronic device 1000 can be implemented as a smartphone. However, the embodiments disclosed herein are not necessarily limited to this. For example, in embodiments such as Figure 28 As shown, the electronic device 1000 can be implemented as a tablet PC. However, the embodiments disclosed herein are not necessarily limited to this, and the electronic device 1000 can vary. For example, the electronic device 1000 can be implemented as a mobile phone, video phone, smart tablet, smartwatch, vehicle navigation system, computer monitor, laptop, head-mounted display device, etc.

[0165] Processor 1010 can perform specific calculations or tasks. According to embodiments, processor 1010 can be a microprocessor, central processing unit, application processor, or the like. Processor 1010 can be connected (e.g., electrically connected) to other components via address buses, control buses, and data buses. According to embodiments, processor 1010 can also be connected to an expansion bus, such as a Peripheral Component Interconnect (PCI) bus. According to embodiments, processor 1010 can provide input image data to display device 1060, and therefore, display device 1060 can display images based on the input image data provided from processor 1010.

[0166] The memory device 1020 can store data required for the operation of the electronic device 1000. For example, in an embodiment, the memory device 1020 may include non-volatile memory devices such as erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EEPROM), flash memory, phase-change random access memory (PRAM), resistive random access memory (RRAM), nanofloating gate memory (NFGM), polymer random access memory (PoRAM), magnetic random access memory (MRAM), or ferroelectric random access memory (FRAM) and / or volatile memory devices such as dynamic random access memory (DRAM), static random access memory (SRAM), or mobile DRAM.

[0167] In this embodiment, the storage device 1030 may include a solid-state drive (SSD), a hard disk drive (HDD), a CD-ROM, etc.

[0168] In an embodiment, the input / output device 1040 can include an input device such as a keyboard, a keypad, a touchpad, a touchscreen, or a mouse and an output device such as a speaker or a printer. According to an embodiment, the input / output device 1040 can be integrated into the display device 1060.

[0169] The power supply 1050 can provide power required for the operation of the electronic device 1000. For example, in an embodiment, the power supply 1050 can be a power management integrated circuit (PMIC). According to an embodiment, the power supply 1050 can provide power to the display device 1060.

[0170] The display device 1060 can display an image corresponding to visual information of the electronic device 1000. The display device 1060 can be connected to other components through a bus or other communication links.

[0171] Although the above has been described with reference to non-limiting embodiments, a person of ordinary skill in the art will understand that various modifications and changes can be made to the present disclosure embodiments without departing from the spirit and scope of the present disclosure.

Claims

1. A display device, comprising: a display layer comprising pixels; and an input sensing layer disposed on the display layer, the input sensing layer comprising a first conductive pattern layer, a second conductive pattern layer, and a sensing insulating layer interposed between the first conductive pattern layer and the second conductive pattern layer, wherein the second conductive pattern layer comprises a first sensing electrode array extending in a first direction, and a second-first sensing electrode and a second-second sensing electrode separated from each other in a second direction intersecting the first direction with the first sensing electrode array interposed therebetween, wherein the first conductive pattern layer comprises a bridge wiring connected to the second-first sensing electrode and the second-second sensing electrode through a bridge contact hole defined in the sensing insulating layer, the bridge wiring being electrically insulated from and intersecting the first sensing electrode array, wherein the bridge wiring comprises a bridge opening exposing an insulating layer disposed below the bridge wiring, and wherein the first sensing electrode array directly contacts the insulating layer exposed by the bridge opening through a dummy contact hole defined in the sensing insulating layer.

2. The display device according to claim 1, wherein In a plan view, the bridge opening surrounds the dummy contact hole. 3.The display device of claim 2, wherein: the bridge opening comprises a plurality of bridge openings, and the dummy contact hole comprises a plurality of dummy contact holes; and in the plan view, one bridge opening surrounds two dummy contact holes.

4. The display device according to claim 1, wherein The first conductive pattern layer further comprises a compensation bridge wiring separate from the bridge wiring.

5. The display device of claim 4, wherein, The compensation bridge wiring comprises: a first compensation bridge wiring connected to the first sensing electrode array through a first compensation contact hole defined in the sensing insulating layer; a second-first compensation bridge wiring connected to the second-first sensing electrode through a second-first compensation contact hole defined in the sensing insulating layer; and a second-second compensation bridge wiring connected to the second-second sensing electrode through a second-second compensation contact hole defined in the sensing insulating layer.

6. The display device of claim 5, wherein, The first compensation bridge wiring, the second-first compensation bridge wiring, and the second-second compensation bridge wiring are separate from each other.

7. The display device according to claim 5, wherein Each of the bridge wiring, the first compensation bridge wiring, the second-first compensation bridge wiring, and the second-second compensation bridge wiring extends in the second direction.

8. The display device of claim 7, wherein, A length of the bridge wiring in the second direction is greater than each of a length of the first compensation bridge wiring in the second direction, a length of the second-first compensation bridge wiring in the second direction, and a length of the second-second compensation bridge wiring in the second direction.

9. The display device of claim 8, wherein, The length of the first compensation bridge wiring in the second direction, the length of the second-first compensation bridge wiring in the second direction, and the length of the second-second compensation bridge wiring in the second direction are equal to each other.

10. The display device according to claim 5, wherein: a contact hole is defined in the sensing insulating layer, the bridge contact hole includes a plurality of bridge contact holes, the dummy contact hole includes a plurality of dummy contact holes, the first compensation contact hole includes a plurality of first compensation contact holes, the second-first compensation contact hole includes a plurality of second-first compensation contact holes, and the second-second compensation contact hole includes a plurality of second-second compensation contact holes, and each of the contact holes is any one of the plurality of bridge contact holes, the plurality of dummy contact holes, the plurality of first compensation contact holes, the plurality of second-first compensation contact holes, and the plurality of second-second compensation contact holes.

11. The display device according to claim 10, wherein: the display device defines a plurality of cell regions each having the same area and the same shape as each other when viewed in a plan view; and each of the cell regions has the same number of the contact holes.

12. The display device of claim 10, wherein, the contact holes are arranged such that a separation distance in the second direction between two contact holes adjacent to each other in the second direction is constant.

13. The display device of claim 10, wherein, the contact holes are arranged such that a separation distance in the first direction between two contact holes adjacent to each other in the first direction is constant.

14. The display device of claim 1, wherein, each of the pixels includes a first sub-pixel that emits light of a first color, a second sub-pixel that emits light of a second color, and a third sub-pixel that emits light of a third color.

15. The display device of claim 14, wherein, in a plan view, an area of a first light emitting region of the first sub-pixel is larger than an area of a second light emitting region of the second sub-pixel, and an area of a third light emitting region of the third sub-pixel is larger than the area of the second light emitting region.

16. The display device according to claim 15, wherein: the second conductive pattern layer includes a mesh pattern; and the first sensing electrode array, the second-first sensing electrode, and the second-second sensing electrode include portions of the mesh pattern that are separated from each other along a cutting line.

17. The display device according to claim 16, wherein: the mesh pattern includes a cell opening region, and in each of the cell opening regions, the second conductive pattern layer further includes: a first mesh opening that overlaps two first light emitting regions adjacent in the first direction when viewed in the plan view; two second mesh openings that respectively overlap two second light emitting regions when viewed in the plan view; and two third mesh openings that respectively overlap two third light emitting regions when viewed in the plan view.

18. The display device of claim 17, wherein, the dummy contact hole is located in an intervening region between two first mesh openings included in two cell opening regions adjacent in the first direction when viewed in the plan view.

19. The display device of claim 1, wherein, each of the second-first sensing electrode and the second-second sensing electrode has a rectangular shape when viewed in a plan view.

20. An electronic device comprising: a processor that provides input image data; a display device that displays an image based on the input image data; and a power supply that supplies power to the display device, The display device includes: a display layer including pixels; and an input sensing layer disposed on the display layer, the input sensing layer including a first conductive pattern layer, a second conductive pattern layer, and a sensing insulating layer interposed between the first conductive pattern layer and the second conductive pattern layer, wherein the second conductive pattern layer includes a first sensing electrode array extending in a first direction, and a second-first sensing electrode and a second-second sensing electrode separated from each other in a second direction intersecting the first direction with the first sensing electrode array interposed therebetween, wherein the first conductive pattern layer includes a bridge wiring connected to the second-first sensing electrode and the second-second sensing electrode through a bridge contact hole defined in the sensing insulating layer, the bridge wiring being electrically isolated from and intersecting the first sensing electrode array, wherein the bridge wiring includes a bridge opening exposing an insulating layer disposed under the bridge wiring, and wherein the first sensing electrode array directly contacts the insulating layer exposed by the bridge opening through a dummy contact hole defined in the sensing insulating layer.

Citation Information

Patent Citations

  • Paving block having piezoeletric sessor

    KR1020240079022A

  • Improved depositions or layers for microporous membranes, improved membranes, improved lithium battery separators, improved batteries, improved high voltage lithium batteries, and related methods

    KR1020240090682A