Electronic signal transmission system with anti-interception function

By acquiring the signal strength and data packet delay of relay nodes, dynamically adjusting the communication power regulation mode, and utilizing frequency hopping spread spectrum technology and concentric circle topology paths to bypass shielded areas, the problem of interception during electronic signal transmission is solved, achieving fast, stable, and low-power signal transmission.

CN121333474APending Publication Date: 2026-01-13JIANGSU DIBEI NETWORK ENG CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202511108674.8
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-08-08
Publication Date
2026-01-13

AI Technical Summary

Technical Problem

In existing technologies, electronic signals are easily intercepted during transmission, resulting in poor signal transmission stability, channel lengthening and increased energy consumption. Furthermore, signal relay establishment takes a long time, making it difficult to meet design requirements.

Method used

By acquiring the signal strength and data packet transmission delay of relay nodes, the communication power adjustment mode is dynamically adjusted, and frequency hopping spread spectrum technology and concentric circle topology paths are used to bypass the shielded area to construct the optimal signal transmission channel.

Benefits of technology

It achieves fast signal transmission even in the presence of interception, reduces power consumption, improves the stability and accuracy of signal transmission, and meets channel design requirements.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121333474A_ABST
    Figure CN121333474A_ABST
Patent Text Reader

Abstract

The invention provides an electronic signal transmission system with an anti-interception function, and belongs to the technical field of control. In the invention, according to the signal intensity and the data packet delay of the relay node, the change of the communication power regulation mode can be realized, the realization of low-power-consumption motion in a stable state and the self-adaptive regulation and control in a connection weakening state and a signal loss state are facilitated, the electronic signal transmission requirement in the presence of an anti-interception means is met, and the transmission efficiency is improved. And through the arrangement of concentric circles, the relay joint with the highest signal-to-noise ratio can be quickly scanned and established, and electronic signal transmission around a shielding interception area is realized through a component circumscribed circle topology path.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of electronic signal transmission technology, and in particular to an electronic signal transmission system with anti-interception function. Background Technology

[0002] Electronic signals are carriers of information transmitted, processed, and stored using electronic methods. They are divided into analog signals and digital signals. Analog signals use combinations of voltage amplitude and frequency to express information, while digital signals represent information using discrete numerical values. The five elements of electronic signals include DC, AC, frequency modulation, pulse width modulation, and serial data signals. These elements are widely used in fields such as automobiles and communications. During electronic signal transmission, physical interception devices can block electronic signals, affecting the stability of electronic signal transmission.

[0003] Existing technologies include methods to reach the location of communication transmission terminals by enhancing the frequency of electronic signals or by bypassing signal shielding areas through other nodes. However, the establishment of signal relays requires a long waiting time, and the signal transmission delay, energy consumption, and accuracy in the extended channel area do not meet the channel design requirements, leaving room for improvement. Summary of the Invention

[0004] This invention provides an electronic signal transmission system with anti-interception function, which is used to establish a fast electronic signal transmission channel while taking into account both anti-interception function and cost.

[0005] To achieve the above objectives, the present invention adopts the following technical solution: In a first aspect, an electronic signal transmission system with anti-interception function is provided. The method is applied to a communication terminal. The system is applied to the communication terminal, which includes: acquiring the signal strength (RSSI) values ​​and data packet transmission delay (τ) of M relay nodes, where M is an integer greater than 2; when the RSSI value is less than a threshold or τ is greater than a threshold, it is determined to be a weakened connection state, and a first communication power adjustment mode is initiated; when RSSI is greater than or equal to a threshold and τ is less than or equal to a threshold, it is determined to be a stable connection state, and a second communication power adjustment mode is initiated; when a stable connection cannot be established after the first communication power adjustment, a third communication power adjustment mode is initiated and a data network link reselection mechanism is triggered.

[0006] Optionally, the topology information of the M smart fuses indicates that the first communication power adjustment mode includes: Increase the transmission power to transmit a bandwidth detection signal; The presence of interference is determined by the spectral distortion rate β of the received signal: if β is greater than the preset delay threshold, active interception is confirmed.

[0007] Optionally, the second communication power adjustment mode includes: Construct the power optimization function:

[0008] Where δ is the safety margin, and the optimal power vector [P_1, P_2, ..., P_n] is solved by the Lagrange multiplier method.

[0009] Optionally, the third communication power adjustment mode includes: A judgment mechanism is activated. When multipath fading is detected, the space-time coding compression bandwidth is activated to improve the power spectral density. When the interception is determined to be active, frequency hopping spread spectrum (FHSS) technology is used to transmit chirp modulated signals in the 2.4GHz / 5.8GHz dual-band, expanding the signal bandwidth by 3 times to enhance penetration.

[0010] Optionally, the link reselection mechanism of the communication terminal includes: Establish concentric circle regions {} with increasing radius centered on the current communication terminal; Select the relay node with the highest signal-to-noise ratio (SNR) within the annular region C_k; If there is a shielded region in memory C_k, then construct a circumcircle topological path, and the path satisfies: Path loss: ; And node j ∉ the set of shielded regions S.

[0011] Optionally, selecting the relay node with the highest signal-to-noise ratio (SNR) within the annular region C_k specifically includes: the signal strength and data packet transmission delay indicating the signal relay topology of the M relay nodes, and the communication terminal selecting N relay nodes with key connection positions from the M relay nodes based on the signal relay topology of the M relay nodes.

[0012] Optionally, the communication terminal selects N relay nodes with key connection positions from the M relay nodes according to the signal relay topology of the M relay nodes, including: the shortest signal relay topology around the set of shielded areas S in the circumcircle topology path of the N discretely distributed relay nodes.

[0013] Optionally, the communication terminal selects N relay nodes with key connection positions from the M relay nodes according to the signal relay topology of the M relay nodes, including determining whether at least two branches of at least two nodes meet the quality score within the concentric circle range. If they do, the concentric circle scanning branch selection of the next branch continues until the transmission target node is selected. It also includes expanding the incremental concentric circle scan range when a node does not meet the quality score, and continuing to complete the signal relay topology after confirming that at least one branch of at least two other nodes that meet the quality score has been identified.

[0014] Optionally, it includes an electronic signal transmission device with anti-interception function, comprising: The signal acquisition module is used to acquire the signal strength and data packet transmission delay of the signal transmission relay node; A communication power adjustment module is used to adjust the communication power according to the current communication status; The communication power optimization calculation module is used to calculate the optimal electronic signal transmission power under steady-state conditions. The relay topology module is used to establish a signal topology based on the signal quality of the central node.

[0015] In a second aspect, an electronic device is provided, comprising: a processor and a memory; the memory is used to store a computer program, which, when executed by the processor, causes the electronic device to perform the method described in the first aspect.

[0016] In one possible design, the electronic device described in the third aspect may further include a transceiver. This transceiver may be a transceiver circuit or an interface circuit. The transceiver can be used for communication between the electronic device described in the third aspect and other electronic devices.

[0017] In the embodiments of the present invention, the electronic device described in the third aspect may be a terminal, or a chip (system) or other component or assembly disposed in the terminal, or a system containing the terminal.

[0018] Thirdly, a computer-readable storage medium is provided, comprising: a computer program or instructions; when the computer program or instructions are executed on a computer, the computer causes the computer to perform the method described in the first aspect.

[0019] In summary, the above methods and systems have the following technical effects: In this invention, the communication power adjustment mode can be changed according to the signal strength and data packet delay of the relay node. This is beneficial for achieving low-power operation in a stable state, as well as adaptive control in a weakened connection state and a signal loss state. It meets the needs of electronic signal transmission in the presence of anti-interception measures. Furthermore, by setting concentric circles, the relay node with the highest signal-to-noise ratio can be quickly scanned and established. And by using the topological path of the outer circle of the component, electronic signal transmission around the shielded interception area can be achieved. Attached Figure Description

[0020] Figure 1 A flowchart illustrating an electronic signal transmission system with anti-interception function provided in this embodiment of the invention. Detailed Implementation

[0021] The technical solution of the present invention will now be described with reference to the accompanying drawings.

[0022] In this embodiment of the invention, "instruction" can include direct and indirect instructions, as well as explicit and implicit instructions. The information indicated by a certain piece of information is called the information to be instructed. In specific implementation, there are many ways to instruct the information to be instructed, such as, but not limited to, directly instructing the information to be instructed, such as the information to be instructed itself or its index. It can also indirectly instruct the information to be instructed by instructing other information, where there is a correlation between the other information and the information to be instructed. It can also instruct only a part of the information to be instructed, while the other parts are known or pre-agreed upon. For example, the instruction of specific information can be achieved by using a pre-agreed (e.g., protocol-defined) arrangement of various pieces of information, thereby reducing instruction overhead to some extent. Simultaneously, common parts of various pieces of information can be identified and uniformly indicated to reduce the instruction overhead caused by individually indicating the same information.

[0023] Furthermore, the specific indication method can also be any existing indication method, such as, but not limited to, the above-mentioned indication methods and their various combinations. Specific details of various indication methods can be found in existing technologies, and will not be elaborated upon here. As described above, for example, when multiple pieces of information of the same type need to be indicated, the indication methods for different pieces of information may differ. In specific implementation, the required indication method can be selected according to specific needs. This embodiment of the invention does not limit the selected indication method; therefore, the indication methods involved in this embodiment of the invention should be understood to cover various methods that enable the party to be indicated to obtain the information to be indicated.

[0024] It should be understood that the information to be indicated can be sent as a whole or divided into multiple sub-information messages sent separately, and the sending period and / or timing of these sub-information messages can be the same or different. The specific sending method is not limited in this embodiment of the invention. The sending period and / or timing of these sub-information messages can be predefined, for example, according to a protocol, or configured by the sending device by sending configuration information to the receiving device.

[0025] "Predefined" or "pre-configured" can be achieved by pre-saving corresponding codes, tables, or other means that can be used to indicate relevant information in the device. This embodiment of the invention does not limit the specific implementation method. "Saving" can refer to saving in one or more memories. These memories can be separate installations or integrated into the encoder, decoder, processor, or electronic device. Alternatively, some memories can be separately installed, while others are integrated into the decoder, processor, or electronic device. The type of memory can be any form of storage medium, and this embodiment of the invention does not limit this.

[0026] In the embodiments of this invention, "protocol" may refer to a protocol family in the field of communication, a standard protocol with a similar protocol family frame structure, or a related protocol applied to a future electronic signal transmission system with anti-interception function. The embodiments of this invention do not specifically limit this.

[0027] In this embodiment of the invention, descriptions such as "when," "under the circumstances," "if," and "if" all refer to the device making corresponding processing under certain objective circumstances, and are not limited to a specific time. They do not require the device to make a judgment action during implementation, nor do they imply any other limitations.

[0028] In the description of the embodiments of the present invention, unless otherwise stated, " / " indicates that the objects before and after are in an "or" relationship. For example, A / B can represent A or B. "And / or" in the embodiments of the present invention is merely a description of the relationship between the related objects, indicating that three relationships can exist. For example, A and / or B can represent: A alone, A and B simultaneously, and B alone, where A and B can be singular or plural. Furthermore, in the description of the embodiments of the present invention, unless otherwise stated, "multiple" refers to two or more. "At least one of the following" or similar expressions refer to any combination of these items, including any combination of single or plural items. For example, at least one of a, b, or c can represent: a, b, c, ab, ac, bc, or abc, where a, b, and c can be single or multiple. Additionally, to facilitate a clear description of the technical solutions of the embodiments of the present invention, the terms "first" and "second" are used in the embodiments of the present invention to distinguish identical or similar items with essentially the same function and effect. Those skilled in the art will understand that the terms "first," "second," etc., do not limit the quantity or order of execution, and that "first," "second," etc., are not necessarily different. Furthermore, in the embodiments of this invention, words such as "exemplary" or "for example" are used to indicate that something is being described as an example, illustration, or description. Any embodiment or design scheme described as "exemplary" or "for example" in the embodiments of this invention should not be construed as being more preferred or advantageous than other embodiments or design schemes. Specifically, the use of words such as "exemplary" or "for example" is intended to present the relevant concepts in a concrete manner for ease of understanding.

[0029] The network architecture and business scenarios described in the embodiments of this invention are for the purpose of more clearly illustrating the technical solutions of the embodiments of this invention, and do not constitute a limitation on the technical solutions provided by the embodiments of this invention. As those skilled in the art will know, with the evolution of network architecture and the emergence of new business scenarios, the technical solutions provided by the embodiments of this invention are also applicable to similar technical problems.

[0030] This application provides a schematic diagram of the architecture of a control system applicable to an electronic signal transmission system with anti-interception function. The control system includes a communication terminal and M relay nodes, where M is an integer greater than 2.

[0031] The communication terminal can be a terminal device with transmitting, receiving, and processing functions, or a chip or chip system that can be installed in the terminal device. This terminal device can also be referred to as user equipment (UE), access terminal equipment, subscriber unit, user station, mobile station (MS), mobile station, remote station, remote terminal equipment, mobile device, user terminal equipment, terminal equipment, wireless communication equipment, user agent, or user apparatus. The terminal devices in the embodiments of this application may be mobile phones, cellular phones, smartphones, tablets, wireless data cards, personal digital assistants (PDAs), wireless modems, handsets, laptop computers, machine-type communication (MTC) terminal devices, computers with wireless transceiver capabilities, virtual reality (VR) terminal devices, augmented reality (AR) terminal devices, wireless terminal devices in industrial control, wireless terminal devices in self-driving, wireless terminal devices in remote medical care, wireless terminal devices in smart grids, wireless terminal devices in transportation safety, wireless terminal devices in smart cities, wireless terminal devices in smart homes, vehicle-mounted terminal devices, roadside units (RSUs) with terminal device functions, etc. The terminal device in this application may also be an on-board module, on-board component, on-board chip, or on-board unit that is built into a vehicle as one or more components or units. Alternatively, the terminal device may also be a customer-premises equipment (CPE).

[0032] A relay node can be a signal repeater or a signal relay gateway that is connected to a communication terminal.

[0033] Figure 1 This is a flowchart illustrating the method provided in an embodiment of the present invention. This electronic signal transmission system with anti-interception function can be applied to the aforementioned communication terminal. The specific process is as follows: The communication terminal acquires the RSSI values ​​of the signal strength of M relay nodes and the data packet transmission delay τ, where M is an integer greater than 2; When the RSSI value is less than the threshold or τ is greater than the threshold, it is determined to be a weakened connection state, and the first communication power adjustment mode is activated. When RSSI≥ and τ≤, the connection is determined to be stable and the second communication power adjustment mode is started. If a stable connection cannot be established after the first communication power adjustment, the third communication power adjustment mode is activated and the data network link reselection mechanism is triggered.

[0034] Scenario 1: The topology information of the M smart fuses indicates that the first communication power adjustment mode includes: Increase the transmission power to transmit a bandwidth detection signal; The presence of interference is determined by the spectral distortion rate β of the received signal: if β is greater than the preset delay threshold, active interception is confirmed.

[0035] Based on this, the second communication power adjustment mode includes: Construct the power optimization function:

[0036] Where δ is the safety margin, and the optimal power vector [P_1, P_2, ..., P_n] is solved by the Lagrange multiplier method.

[0037] Furthermore, the third communication power adjustment mode includes: A judgment mechanism is activated. When multipath fading is detected, the space-time coding compression bandwidth is activated to improve the power spectral density. When the interception is determined to be active, frequency hopping spread spectrum (FHSS) technology is used to transmit chirp modulated signals in the 2.4GHz / 5.8GHz dual-band, expanding the signal bandwidth by 3 times to enhance penetration.

[0038] Optionally, the link reselection mechanism of the communication terminal includes: Establish concentric circle regions {} with increasing radius centered on the current communication terminal; Select the relay node with the highest signal-to-noise ratio (SNR) within the annular region C_k; If there is a shielded region in memory C_k, then construct a circumcircle topological path, and the path satisfies: Path loss:

[0039] Where node j ∉ the set of shielded regions S.

[0040] Scenario 2: The selection of the relay node with the highest signal-to-noise ratio (SNR) within the annular region C_k specifically includes: the signal strength and data packet transmission delay indicating the signal relay topology of M relay nodes, and the communication terminal selecting N relay nodes with key connection positions from the M relay nodes based on the signal relay topology of the M relay nodes.

[0041] The communication terminal selects N relay nodes with key connection positions from the M relay nodes based on the signal relay topology of the M relay nodes, including: the shortest signal relay topology around the set of shielded areas S in the circumcircle topology path of the N discretely distributed relay nodes.

[0042] In one example, the communication terminal selects N relay nodes with key connection positions from the M relay nodes based on the signal relay topology of the M relay nodes. This includes determining whether at least two branches of at least two nodes meet the quality score within the concentric circle range. If they do, the terminal continues to select the next branch in the concentric circle scanning until the target node for transmission is selected. It also includes increasing the incremental concentric circle scan range when a node does not meet the quality score, and continuing to complete the signal relay topology after confirming that at least one branch of at least two other nodes that meet the quality score has been identified.

[0043] It also includes electronic signal transmission devices with anti-interception capabilities, including: The signal acquisition module is used to acquire the signal strength and data packet transmission delay of the signal transmission relay node; A communication power adjustment module is used to adjust the communication power according to the current communication status; The communication power optimization calculation module is used to calculate the optimal electronic signal transmission power under steady-state conditions. The relay topology module is used to establish a signal topology based on the signal quality of the central node.

[0044] The electronic device provided in this embodiment of the invention can be, exemplarily, a network device, or a chip (system) or other component or part that can be disposed in a network device. The electronic device may include a processor. Optionally, the electronic device may also include a memory and / or a transceiver. The processor is coupled to the memory and transceiver, for example, by means of a communication bus connection.

[0045] The following is a detailed introduction to the various components of the electronic device: In this context, the processor is the control center of the electronic device. It can be a single processor or a collective term for multiple processing elements. For example, a processor can be one or more central processing units (CPUs), an application-specific integrated circuit (ASIC), or one or more integrated circuits configured to implement embodiments of the present invention, such as one or more digital signal processors (DSPs), or one or more field-programmable gate arrays (FPGAs).

[0046] Optionally, the processor can perform various functions of the electronic device by running or executing software programs stored in memory and by calling data stored in memory, such as performing the aforementioned... Figure 1 The electronic signal transmission system shown has anti-interception capabilities.

[0047] In a specific implementation, as one example, the processor may include one or more CPUs, such as CPU0 and CPU1.

[0048] In a specific implementation, as one example, the electronic device may also include multiple processors. Each of these processors may be a single-core processor (single-CPU) or a multi-core processor (multi-CPU). Here, a processor may refer to one or more devices, circuits, and / or processing cores used to process data (e.g., computer program instructions).

[0049] The memory is used to store the software program that executes the solution of the present invention, and the execution is controlled by the processor. The specific implementation method can be referred to the above method embodiment, and will not be repeated here.

[0050] Optionally, the memory can be read-only memory (ROM) or other types of static storage devices capable of storing static information and instructions, random access memory (RAM) or other types of dynamic storage devices capable of storing information and instructions, or electrically erasable programmable read-only memory (EEPROM), compact disc read-only memory (CD-ROM) or other optical disc storage, optical disc storage (including compressed optical discs, laser discs, optical discs, digital universal optical discs, Blu-ray discs, etc.), magnetic disk storage media or other magnetic storage devices, or any other medium capable of carrying or storing desired program code in the form of instructions or data structures and accessible by a computer, but not limited thereto. The memory can be integrated with the processor or exist independently and coupled to the processor through the interface circuit of the electronic device; the embodiments of the present invention do not specifically limit this.

[0051] A transceiver is used for communication with other electronic devices. For example, if the electronic device is a terminal, the transceiver can be used to communicate with a network device or with another terminal device. As another example, if the electronic device is a network device, the transceiver can be used to communicate with a terminal or with another network device.

[0052] Optionally, the transceiver may include a receiver and a transmitter. The receiver is used to implement the receiving function, and the transmitter is used to implement the sending function.

[0053] Optionally, the transceiver can be integrated with the processor or exist independently and coupled to the processor through the interface circuit of the electronic device. This embodiment of the invention does not specifically limit this.

[0054] It is understood that the structure of the illustrated electronic device does not constitute a limitation on the electronic device, and an actual electronic device may include more or fewer components, or combine certain components, or have different component arrangements.

[0055] Furthermore, the technical effects of the electronic device can be referred to the technical effects of the method described in the above method embodiments, and will not be repeated here.

[0056] It should be understood that the processor in the embodiments of the present invention can be a central processing unit (CPU), or it can be other general-purpose processors, digital signal processors (DSPs), application-specific integrated circuits (ASICs), field-programmable gate arrays (FPGAs), or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components, etc. The general-purpose processor can be a microprocessor or any conventional processor.

[0057] It should also be understood that the memory in the embodiments of the present invention can be volatile memory or non-volatile memory, or may include both volatile and non-volatile memory. The non-volatile memory can be read-only memory (ROM), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EEPROM), or flash memory. The volatile memory can be random access memory (RAM), which is used as an external cache. By way of example, but not limitation, many forms of random access memory (RAM) are available, such as static RAM (SRAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), double data rate synchronous DRAM (DDR SDRAM), enhanced synchronous DRAM (ESDRAM), synchronous linked DRAM (SLDRAM), and direct rambus RAM (DR RAM).

[0058] The above embodiments can be implemented, in whole or in part, by software, hardware (such as circuits), firmware, or any other combination thereof. When implemented using software, the above embodiments can be implemented, in whole or in part, as a computer program product. The computer program product includes one or more computer instructions or computer programs. When the computer instructions or computer programs are loaded or executed on a computer, all or part of the processes or functions described in the embodiments of the present invention are generated. The computer can be a general-purpose computer, a special-purpose computer, a computer network, or other programmable device. The computer instructions can be stored in a computer-readable storage medium or transmitted from one computer-readable storage medium to another. For example, the computer instructions can be transmitted from one website, computer, server, or data center to another website, computer, server, or data center via wired (e.g., infrared, wireless, microwave, etc.) means. The computer-readable storage medium can be any available medium that a computer can access or a data storage device such as a server or data center that includes one or more sets of available media. The available medium can be a magnetic medium (e.g., floppy disk, hard disk, magnetic tape), an optical medium (e.g., DVD), or a semiconductor medium. A semiconductor medium can be a solid-state drive.

[0059] It should be understood that the term "and / or" in this article is merely a description of the relationship between related objects, indicating that three relationships can exist. For example, A and / or B can represent: A existing alone, A and B existing simultaneously, or B existing alone. A and B can be singular or plural. Additionally, the character " / " in this article generally indicates an "or" relationship between the preceding and following related objects, but it can also represent an "and / or" relationship. Please refer to the context for a more accurate understanding.

[0060] In this invention, "at least one" means one or more, and "more than one" means two or more. "At least one of the following" or similar expressions refer to any combination of these items, including any combination of a single item or a plurality of items. For example, at least one of a, b, or c can represent: a, b, c, ab, ac, bc, or abc, where a, b, and c can be a single item or multiple items.

[0061] It should be understood that, in various embodiments of the present invention, the order of the above-mentioned process numbers does not imply the order of execution. The execution order of each process should be determined by its function and internal logic, and should not constitute any limitation on the implementation process of the embodiments of the present invention.

[0062] Those skilled in the art will recognize that the units and algorithm steps of the various examples described in conjunction with the embodiments disclosed herein can be implemented in electronic hardware, or a combination of computer software and electronic hardware. Whether these functions are implemented in hardware or software depends on the specific application and design constraints of the technical solution. Those skilled in the art can use different methods to implement the described functions for each specific application, but such implementations should not be considered beyond the scope of this invention.

[0063] Those skilled in the art will understand that, for the sake of convenience and brevity, the specific working processes of the systems, devices, and units described above can be referred to the corresponding processes in the foregoing method embodiments, and will not be repeated here.

[0064] In the embodiments provided by this invention, it should be understood that the disclosed systems, apparatuses, and methods can be implemented in other ways. For example, the apparatus embodiments described above are merely illustrative; for instance, the division of units is only a logical functional division, and in actual implementation, there may be other division methods. For example, multiple units or components may be combined or integrated into another system, or some features may be ignored or not executed. Furthermore, the coupling or direct coupling or communication connection shown or discussed may be through some interfaces; the indirect coupling or communication connection between devices or units may be electrical, mechanical, or other forms.

[0065] The units described as separate components may or may not be physically separate. The components shown as units may or may not be physical units; that is, they may be located in one place or distributed across multiple network units. Some or all of the units can be selected to achieve the purpose of this embodiment according to actual needs.

[0066] In addition, the functional units in the various embodiments of the present invention can be integrated into one processing unit, or each unit can exist physically separately, or two or more units can be integrated into one unit.

[0067] If the aforementioned functions are implemented as software functional units and sold or used as independent products, they can be stored in a computer-readable storage medium. Based on this understanding, the technical solution of this invention, or the part that contributes to the prior art, or a part of the technical solution, can be embodied in the form of a software product. This computer software product is stored in a storage medium and includes several instructions to cause a computer device (which may be a personal computer, server, or network device, etc.) to execute all or part of the steps of the methods described in the various embodiments of this invention. The aforementioned storage medium includes various media capable of storing program code, such as USB flash drives, portable hard drives, read-only memory (ROM), random access memory (RAM), magnetic disks, or optical disks.

[0068] The above description is merely a specific embodiment of the present invention, but the scope of protection of the present invention is not limited thereto. Any variations or substitutions that can be easily conceived by those skilled in the art within the technical scope disclosed in the present invention should be included within the scope of protection of the present invention. Therefore, the scope of protection of the present invention should be determined by the scope of the claims.

Claims

1. An electronic signal transmission system with anti-interception function, characterized in that, The system is applied to a communication terminal, the communication terminal comprising: The communication terminal acquires the RSSI values ​​of the signal strength of M relay nodes and the data packet transmission delay τ, where M is an integer greater than 2; When RSSI value < threshold Or τ > threshold When the connection is weakened, the first communication power adjustment mode is activated. When RSSI≥ And τ≤ When the connection is deemed stable, the second communication power adjustment mode is activated. If a stable connection cannot be established after the first communication power adjustment, the third communication power adjustment mode is activated and the data network link reselection mechanism is triggered.

2. The electronic signal transmission system with anti-interception function according to claim 1, characterized in that, The topology information of the M smart fuses indicates that the first communication power adjustment mode includes: Increase the transmission power to Send bandwidth probe signal; The presence of interference is determined by the spectral distortion rate β of the received signal: if β is greater than the preset delay threshold, active interception is confirmed.

3. The electronic signal transmission system with anti-interception function according to claim 2, characterized in that, The second communication power adjustment mode includes: Construct the power optimization function:

4. Among them, δ is the safety margin, and the optimal power vector [P_1, P_2, ..., P_n] is solved by the Lagrange multiplier method.

5. The electronic signal transmission system with anti-interception function according to claim 3, characterized in that, The third communication power adjustment mode includes: A judgment mechanism is activated. When multipath fading is detected, the space-time coding compression bandwidth is activated to improve the power spectral density. When the interception is determined to be active, frequency hopping spread spectrum (FHSS) technology is used to transmit chirp modulated signals in the 2.4GHz / 5.8GHz dual-band, expanding the signal bandwidth by 3 times to enhance penetration.

6. The electronic signal transmission system with anti-interception function according to claim 2, characterized in that, The link reselection mechanism of the communication terminal includes: Establish concentric circle regions with increasing radii centered on the current communication terminal. }; Select the relay node with the highest signal-to-noise ratio (SNR) within the annular region C_k; If there is a shielded region in memory C_k, then construct a circumcircle topological path, and the path satisfies: Path loss:

7. Wherein, node j ∉ the set of shielded regions S.

8. The electronic signal transmission system with anti-interception function according to claim 5, characterized in that, The selection of the relay node with the highest signal-to-noise ratio (SNR) within the annular region C_k specifically includes: the signal strength and data packet transmission delay indicating the signal relay topology of M relay nodes, and the communication terminal selecting N relay nodes with key connection positions from the M relay nodes based on the signal relay topology of the M relay nodes.

9. The method according to claim 6, characterized in that, The communication terminal selects N relay nodes with key connection positions from the M relay nodes based on the signal relay topology of the M relay nodes, including: the shortest signal relay topology around the set of shielded areas S in the circumcircle topology path of the N discretely distributed relay nodes.

10. The electronic signal system with anti-interception function according to claim 7, characterized in that, The communication terminal selects N relay nodes with key connection positions from the M relay nodes according to the signal relay topology of the M relay nodes. This includes the communication terminal judging whether at least two branches of at least two nodes meet the quality score within the concentric circle range. If they meet the score, the selection of the next branch of the concentric circle scanning branch continues until the transmission target node is selected. It also includes expanding the incremental concentric circle scan range when a node does not meet the quality score, and continuing to complete the signal relay topology after confirming that at least one branch of at least two other nodes that meet the quality score has been identified.

11. The electronic signal transmission system with anti-interception function according to claim 7, characterized in that, It also includes electronic signal transmission devices with anti-interception capabilities, including: The signal acquisition module is used to acquire the signal strength and data packet transmission delay of the signal transmission relay node; A communication power adjustment module is used to adjust the communication power according to the current communication status; The communication power optimization calculation module is used to calculate the optimal electronic signal transmission power under steady-state conditions. The relay topology module is used to establish a signal topology based on the signal quality of the central node.

12. An electronic device, applied to the electronic signal transmission system with anti-interception function as described in any one of claims 1-9, comprising: Processor and memory; The memory is used to store computer programs, which, when executed by the processor, cause the electronic device to perform the aforementioned system actions.