Memory access device, memory access method, and processor

By using the virtual address translation page table unit and matching unit in the memory access device, and matching the process and virtualization identification information in the cache table entries, the problem of memory access conflicts in the virtualization environment is solved, thereby improving virtualization efficiency and stability.

CN121880232BActive Publication Date: 2026-06-19SANECHIPS TECH CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
SANECHIPS TECH CO LTD
Filing Date
2025-11-06
Publication Date
2026-06-19

AI Technical Summary

Technical Problem

In a virtualized environment, existing technologies struggle to effectively access memory, leading to memory access conflicts between processes and impacting virtualization efficiency and stability.

Method used

A memory access device is employed, including a virtual address translation page table unit and a virtual address translation matching unit. By matching multiple fields of cached process identifier and virtualization identifier information in the cache table entry, the target physical address corresponding to the visitor virtual address is determined, ensuring that each process executes in an independent address space and avoiding memory access conflicts.

Benefits of technology

It achieves stability and security of memory access in a virtualization environment based on RISC-V architecture, and improves virtualization efficiency.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121880232B_ABST
    Figure CN121880232B_ABST
Patent Text Reader

Abstract

This application discloses a memory access device, a memory access method, and a processor. The memory access device includes a virtual address translation page table unit and a virtual address translation matching unit. The virtual address translation page table unit stores a virtual address translation page table, which includes at least one cache entry. Each cache entry includes a cached virtual address, a cached process identifier, and cached virtualization identifier information. The virtual address translation matching unit is used to, in response to obtaining a target cache entry that matches the page table matching information from the virtual address translation page table, determine the target physical address for memory access corresponding to the guest virtual address based on the cached physical address further included in the target cache entry. The page table matching information includes a target process identifier, a target virtualization identifier, and a guest virtual address corresponding to the memory access request. The target virtualization identifier information is used to indicate the virtualization runtime information corresponding to the target process.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Memory access method and device, electronic equipment and computer program product

    CN118152120A