A true random number generation system and method based on a small rubidium clock

By using a true random number generation system based on a small rubidium clock to generate unpredictable true random numbers using quantum noise, the problems of poor randomness and difficulty in miniaturization in existing technologies are solved, and high-stability and low-cost true random number generation is achieved.

CN122132005APending Publication Date: 2026-06-02NORTHWEST NORMAL UNIVERSITY

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
NORTHWEST NORMAL UNIVERSITY
Filing Date
2026-03-02
Publication Date
2026-06-02

AI Technical Summary

Technical Problem

Existing true random number generation techniques suffer from poor randomness and are difficult to miniaturize and apply in engineering.

Method used

Using a small rubidium clock as the entropy source, combined with frequency difference generation, acquisition, fault detection and communication modules, and through standardized circuit design such as interface isolation, power division, frequency conversion and mixing, true random numbers based on quantum noise are generated.

Benefits of technology

The generated truly random numbers possess quantum-level unpredictability and non-replicability. The system is miniaturized, low-cost, highly stable, and has flexible communication functions, adapting to the needs of different host computer systems.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122132005A_ABST
    Figure CN122132005A_ABST
Patent Text Reader

Abstract

This invention discloses a true random number generation system and method based on a miniature rubidium clock, belonging to the field of information security technology. It includes a frequency difference generation module, a frequency difference acquisition module, a fault detection module, a communication module, and a miniature rubidium clock. This invention eliminates the need for a complex optical system. Relying on the frequency source of the miniature rubidium clock, and combining interface isolation, power division, frequency conversion, and mixing circuit designs, it achieves system miniaturization and low cost. It overcomes the shortcomings of some existing true random number generators, such as large size, high power consumption, and difficulty in engineering implementation. Furthermore, the miniature rubidium clock itself possesses ultra-high time stability. Combined with the design of interface isolation circuits to eliminate serial interference and second-order low-pass filter circuits to filter out noise, it resists external environmental interference, ensures the long-term consistency of the entropy source, improves the stability of the system during long-term continuous operation, and avoids the decrease in randomness or system failure caused by environmental fluctuations.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of information security technology, specifically to a true random number generation system and method based on a small rubidium clock. Background Technology

[0002] True random numbers (TRNs) are unbiased, non-reproducible random sequences generated by unpredictable physical processes such as quantum phenomena and thermal noise. Theoretically, they are unpredictable and form the core foundation of modern encryption systems. Unlike pseudo-random numbers generated by deterministic algorithms using a "seed + iteration function" as the entropy source, true random numbers remain absolutely unpredictable even when all parameters are known. Therefore, they play an irreplaceable role in quantum computing and communication, scientific experiments and simulations, artificial intelligence and machine learning, and are also a key technology in information security and cryptography, holding a significant position in national strategy and military security.

[0003] Existing true random number generation technologies have many shortcomings. For example, CN120066457A discloses a memristor-based true random number generator and generation method, whose core consists of cascaded bias circuits, current-starved ring oscillators, and time-to-digital conversion circuits, but its structure is complex and its stability needs improvement. Another example is CN119995856A, which discloses a random number generator, random number generation method, medium, and product, using physical processes such as electronic noise and thermal noise as entropy sources, but its randomness is poor and cannot meet the requirements of high-security scenarios. Yet another example is CN119718255A, which discloses a multi-channel quantum random number generator, which uses a beam deflector to split unpolarized light with random phase generated by spontaneous emission light sources into two orthogonal polarizations, and then converts the random phase signal into random light intensity fluctuations to generate random numbers. However, this solution relies on optical systems, which are not only bulky and consume a lot of power, but also lack the conditions for miniaturization and engineering applications.

[0004] Therefore, we propose a true random number generation system and method based on a small rubidium clock to alleviate or solve the above problems.

[0005] The information disclosed above in this background section is only for enhancing the understanding of the background technology of this invention, and therefore may include prior art that is not known to those skilled in the art. Summary of the Invention

[0006] To address the aforementioned technical problems, this invention provides a true random number generation system and method based on a small rubidium clock, thereby solving the problems of poor randomness, difficulty in miniaturization, and engineering application of true random numbers in the prior art.

[0007] To achieve the above objectives, the present invention provides a true random number generation system based on a miniature rubidium clock, comprising a frequency difference generation module, a frequency difference acquisition module, a communication module, a fault detection module, and a miniature rubidium clock;

[0008] The miniature rubidium clock is connected to the frequency difference generation module to provide a frequency signal containing quantum noise, which includes spontaneous emission noise, atomic collision noise, spectral frequency noise, and thermal fluctuations.

[0009] The frequency difference generation module is connected to a small rubidium clock and an external reference signal, respectively, and is used to generate a low-frequency frequency difference signal based on the output frequency signal of the small rubidium clock and the reference signal, and is connected to the frequency difference acquisition module to output the low-frequency frequency difference signal.

[0010] The frequency difference acquisition module is connected to the frequency difference generation module and is used to sample the low-frequency frequency difference signal and calculate the frequency difference data. Its output terminal is connected to the fault detection module and the communication module respectively.

[0011] The fault detection module is connected to the frequency difference acquisition module and is used to judge the fault and output the fault indication based on the frequency difference data and the system working status.

[0012] The communication module is connected to the frequency difference acquisition module and the host computer, and is used to communicate the data processed by the frequency difference acquisition module as a random number to the host computer.

[0013] Preferably, the frequency difference generation module includes an interface isolation circuit, a power divider circuit, a frequency generation circuit, a down-conversion circuit, a frequency divider circuit, and a filter circuit.

[0014] The input terminal of the interface isolation circuit is connected to the output terminal of a small rubidium clock to receive frequency signals and isolate them, thereby eliminating serial interference.

[0015] The power divider circuit is connected to the output of the interface isolation circuit, and is used to divide the isolated frequency signal into two paths, one of which is used as the first mixing input signal and the other is input to the frequency generation circuit.

[0016] The frequency generation circuit is connected to the output of the power divider circuit and is used to generate a synthesized signal with a fixed frequency offset from the frequency signal.

[0017] The first input terminal of the downconverter circuit is connected to the output terminal of the power divider circuit to receive the first mixing input signal, and the second input terminal is connected to the output terminal of the frequency generation circuit to receive the synthesized signal.

[0018] The frequency divider circuit and the filter circuit are connected in sequence to the output of the downconverter circuit to process the mixed signal and output a low-frequency difference signal; the filter circuit is a second-order low-pass filter circuit with a cutoff frequency of 20Hz.

[0019] Preferably, the frequency generation circuit includes a frequency multiplier circuit and a direct digital frequency synthesizer;

[0020] The frequency multiplier circuit is used to multiply the second signal output by the power divider circuit by five times to generate a 50MHz / 500MHz clock signal.

[0021] The direct digital frequency synthesizer uses the clock signal provided by the frequency multiplier circuit as a reference to generate a synthesized signal of 10.000005MHz / 100.000005MHz.

[0022] Preferably, the frequency difference acquisition module includes a sampling circuit and a microcontroller; the sampling circuit is used to sample the low-frequency frequency difference signal.

[0023] The microcontroller is used to calculate the frequency difference data of the output frequency signal of the small rubidium clock relative to the reference signal based on the sampling results. The frequency difference data is a true random number.

[0024] Preferably, the fault detection module detects at least one of the following fault modes: power failure, acquisition failure, invalid input signal, abnormal input signal, and abnormal sampling data; the abnormal input signal includes no input signal and input signal that is too small, and the abnormal sampling data includes the acquired value reaching the critical upper or lower limit.

[0025] Preferably, the communication module is configured to perform at least one of the following operations:

[0026] (a) Send a fixed number of true random number data to the host computer at a preset period T;

[0027] (b) After receiving the instruction from the host computer, send a specified amount of random number data to the host computer.

[0028] A method for generating true random numbers based on a small rubidium clock includes the following steps:

[0029] The frequency difference generation module receives the frequency signal output from the miniature rubidium clock and the reference signal from the outside, and generates a low-frequency difference signal.

[0030] The low-frequency difference signal is sampled and processed by the frequency difference acquisition module, and the frequency difference data is calculated.

[0031] The fault detection module analyzes frequency difference data and system operating status, processes and judges abnormal data situations, and provides fault indications.

[0032] The communication module provides truly random numbers to the host computer.

[0033] Preferably, the step of generating the low-frequency difference signal specifically includes:

[0034] The frequency signal output from the small rubidium clock is isolated to eliminate serial interference. The isolated signal is then power-divided to obtain two signals: the first signal is used as the input signal for the first mixer, and the second signal is used to generate the synthesized signal. The second signal is multiplied by five to generate a 50MHz / 500MHz clock signal. A direct digital frequency synthesizer is used to generate a 10.000005MHz / 100.000005MHz synthesized signal based on the clock signal. The first mixer input signal and the synthesized signal are down-converted to generate a 5Hz signal. The 5Hz signal is then divided and filtered by a second-order low-pass filter circuit with a cutoff frequency of 20Hz to obtain a 1Hz low-frequency difference signal.

[0035] Preferably, the step of the communication module providing random number data includes:

[0036] Upon receiving a command from the host computer, if the command is ran_auto_out_start, then periodically send blocks of truly random numbers to the host computer; if the command is ran_auto_out_stop, then stop periodically sending data; if the command is ran_data, then send a specified amount of truly random numbers to the host computer once.

[0037] Compared with the prior art, the beneficial effects of the present invention are:

[0038] This invention uses the unavoidable quantum noise inside a small rubidium clock as the entropy source, and the generated true random numbers have quantum-level unpredictability and uncopyability, eliminating the possibility of being predicted or reproduced from a physical level. Its security surpasses that of traditional pseudo-random numbers and true random numbers based on electronic noise and thermal noise, meeting the needs of high-risk scenarios such as information security and cryptography.

[0039] This invention eliminates the need for complex optical systems. Relying on a small rubidium clock frequency source and combining standardized circuit designs such as interface isolation, power divider, frequency converter, and mixer, it achieves system miniaturization and low cost. It solves the shortcomings of some existing true random number generators, such as large size, high power consumption, and difficulty in engineering implementation. Moreover, the small rubidium clock itself has ultra-high time stability. With the interface isolation circuit to eliminate serial interference and the second-order low-pass filter circuit to filter out noise, it resists external environmental interference, ensures the long-term consistency of the entropy source, improves the stability of the system for long-term continuous operation, and avoids the decrease in randomness or system failure caused by environmental fluctuations.

[0040] This invention integrates fault detection and communication functions. The fault detection module can identify various fault modes in real time, such as abnormal input signals, abnormal sampling data, power failure, and acquisition failure, and provide instructions to facilitate quick troubleshooting. The communication module supports multiple interaction methods, such as sending random number seeds at regular intervals and sending random data at once in response to commands, which can flexibly adapt to the usage requirements of different host computer systems and reduce the integration difficulty in practical applications.

[0041] The above overview is for illustrative purposes only and is not intended to be limiting in any way. In addition to the illustrative aspects, embodiments, and features described above, further aspects, embodiments, and features of the invention will become readily apparent from the accompanying drawings and the following detailed description. Attached Figure Description

[0042] Figure 1 This is a block diagram of a true random number generation system based on a small rubidium clock according to the present invention.

[0043] Figure 2 This is a block diagram illustrating the principle of the frequency difference measurement method of the present invention.

[0044] The components include: 1. Frequency difference generation module; 2. Frequency difference acquisition module; 3. Communication module; 4. Fault detection module; and 5. Miniature rubidium clock. Detailed Implementation

[0045] The technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only some embodiments of the present invention, and not all embodiments. It should be noted that the drawings are schematic and not illustrated to scale. For clarity and convenience, the relative sizes and proportions of the parts shown in the drawings have been exaggerated or reduced in size. Any size is only illustrative and not limiting.

[0046] Example 1

[0047] As attached Figure 1 and Figure 2 As shown, the true random number generation system in this embodiment includes a frequency difference generation module 1, a frequency difference acquisition module 2, a communication module 3, a fault detection module 4, and a small rubidium clock 5. The hardware configuration and connection relationship of each module are as follows:

[0048] The miniature rubidium clock 5 serves as a reference clock, outputting a 10MHz frequency signal. This signal contains quantum noise such as spontaneous emission noise, atomic collision noise, and spectral frequency noise.

[0049] The frequency difference generation module 1 consists of an interface isolation circuit, a power divider circuit, an amplifier circuit, a low-noise frequency multiplier circuit, a direct digital frequency synthesis chip, a mixer circuit, a frequency divider circuit, and a filter circuit. Its input terminal is connected to the output terminal of the miniature rubidium clock 5, and its output terminal is connected to the frequency difference acquisition module 2.

[0050] The frequency difference acquisition module 2 consists of a sampling circuit, an MCU minimum system circuit, and a download circuit. Its input terminal is connected to the output terminal of the frequency difference generation module 1, and its output terminal is connected to the fault detection module 4 and the communication module 3, respectively.

[0051] The input terminal of the fault detection module 4 is connected to the frequency difference acquisition module 2, and is used to detect system faults and provide indications.

[0052] The input end of the communication module 3 is connected to the frequency difference acquisition module 2, and the output end is connected to the host computer to realize data transmission and command response.

[0053] Example 2

[0054] The working process of frequency difference generation module 1: The 10MHz signal output by the small rubidium clock 5 first passes through the interface isolation circuit to isolate the input signal from the subsequent generation circuit and eliminate serial interference; the isolated 10MHz signal is input to the power divider circuit, and after power division, it is split into two 10MHz signals; one of the 10MHz signals is processed by the amplifier circuit and the low-noise frequency multiplier circuit in sequence to generate a 50MHz signal, which serves as the clock signal for the DDS chip; the DDS chip generates a 10.000005MHz frequency signal under the drive of the 50MHz clock signal; the other 10MHz signal is used as a controlled signal and is input to the mixer circuit together with the 10.000005MHz signal output by the DDS chip. After mixing, the frequency difference signal between the two is obtained, which is a 5Hz signal; the 5Hz frequency difference signal is amplified by the amplifier circuit and then input to the frequency divider circuit for a five-fold frequency division, finally becoming a 1Hz signal; the 1Hz signal is processed by a second-order low-pass filter circuit with a cutoff frequency of 20Hz to eliminate interference from other signals, and then output to the frequency difference acquisition module 2.

[0055] The working process of frequency difference acquisition module 2: The 1Hz signal output by frequency difference generation module 1 is input to the sampling circuit of frequency difference acquisition module 2, and the sampling circuit samples the 1Hz signal; the other 10MHz signal after power division is used as the input clock of MCU after passing through the in-phase gate circuit; the MCU minimum system circuit receives the clock signal input by the in-phase gate circuit, and internally multiplies the clock signal by six times to generate a 60MHz signal as the clock of the counter; the MCU counts the 1Hz signal acquired by the sampling circuit periodically through the counter, and calculates the frequency difference data between the controlled signal output by the small rubidium clock 5 and the external reference signal based on the counting result. The frequency difference data is a true random number; the download circuit is used for downloading and updating the program of frequency difference acquisition module 2.

[0056] The working process of fault detection module 4: Fault detection module 4 receives the sampling data output by frequency difference acquisition module 2 in real time, analyzes and judges the sampling values, and detects whether the input data is normal; at the same time, fault detection module 4 monitors the system working status and identifies fault modes such as power failure, acquisition failure, invalid input signal, abnormal input signal, and abnormal sampling data; when the above faults are detected, fault detection module 4 immediately gives a fault indication.

[0057] The working process of communication module 3 is as follows: Communication module 3 establishes a communication connection with the host computer and receives instructions sent by the host computer; when it receives the host computer instruction "ran_auto_out_start", it starts the timed data transmission function and automatically sends data to the host computer every preset period; when it receives the host computer instruction "ran_auto_out_stop", it stops the timed data transmission function; when it receives the host computer instruction "ran_data", it sends random data to the host computer at once. This truly random data is the frequency difference data calculated by frequency difference acquisition module 2. The random data can be flexibly configured according to the host computer instruction or the actual scenario, and can be 1Mbyte.

[0058] True random number generation process: After the small rubidium clock 5 starts, it outputs a 10MHz signal containing quantum noise, which enters the frequency difference generation module 1; the frequency difference generation module 1 generates a 1Hz pure frequency difference signal through isolation, power division, frequency multiplication, DDS synthesis, mixing, frequency division and filtering; the frequency difference acquisition module 2 samples the 1Hz frequency difference signal, and the MCU calculates the frequency difference data through period counting. The frequency difference data is the true random number; the fault detection module 4 detects the sampled data and system status in real time and gives an indication when a fault occurs; the communication module 3 sends the true random number to the host computer at regular intervals or as needed according to the host computer's instructions.

[0059] In the description of this specification, the references to terms such as "one embodiment," "some embodiments," "example," "specific example," or "some examples," etc., indicate that a specific feature, structure, material, or characteristic described in connection with that embodiment or example is included in at least one embodiment or example of the present invention. In this specification, the illustrative expressions of the above terms do not necessarily refer to the same embodiment or example. Furthermore, the specific features, structures, materials, or characteristics described may be combined in any suitable manner in one or more embodiments or examples. Moreover, without contradiction, those skilled in the art can combine and integrate the different embodiments or examples described in this specification, as well as the features of different embodiments or examples.

[0060] Although the present invention has been described in detail with reference to the foregoing embodiments, those skilled in the art can still modify the technical solutions described in the foregoing embodiments or make equivalent substitutions for some of the technical features. Any modifications, equivalent substitutions, improvements, etc., made within the spirit and principles of the present invention should be included within the protection scope of the present invention.

Claims

1. A true random number generation system based on a small rubidium clock, characterized in that, It includes a frequency difference generation module (1), a frequency difference acquisition module (2), a communication module (3), a fault detection module (4), and a small rubidium clock (5); The miniature rubidium clock (5) is connected to the frequency difference generation module (1) to provide a frequency signal containing quantum noise, which includes spontaneous emission noise, atomic collision noise, spectral frequency noise and thermal fluctuations. The frequency difference generation module (1) is connected to the miniature rubidium clock (5) and the reference signal from the outside, respectively, and is used to generate a low-frequency frequency difference signal based on the output frequency signal of the miniature rubidium clock (5) and the reference signal, and is connected to the frequency difference acquisition module (2) to output the low-frequency frequency difference signal; The frequency difference acquisition module (2) is connected to the frequency difference generation module (1) and is used to sample the low frequency difference signal and calculate the frequency difference data. Its output terminal is connected to the fault detection module (4) and the communication module (3) respectively. The fault detection module (4) is connected to the frequency difference acquisition module (2) and is used to make fault judgments and output fault indications based on frequency difference data and system working status. The communication module (3) is connected to the frequency difference acquisition module (2) and the host computer, and is used to communicate with the host computer using the data processed by the frequency difference acquisition module (2) as a random number.

2. The true random number generation system according to claim 1, characterized in that, The frequency difference generation module (1) includes an interface isolation circuit, a power divider circuit, a frequency generation circuit, a down-conversion circuit, a frequency divider circuit, and a filter circuit. The input terminal of the interface isolation circuit is connected to the output terminal of the small rubidium clock (5) to receive frequency signals and perform isolation to eliminate serial interference; The power divider circuit is connected to the output of the interface isolation circuit, and is used to divide the isolated frequency signal into two paths, one of which is used as the first mixing input signal and the other is input to the frequency generation circuit. The frequency generation circuit is connected to the output of the power divider circuit and is used to generate a synthesized signal with a fixed frequency offset from the frequency signal. The first input terminal of the downconverter circuit is connected to the output terminal of the power divider circuit to receive the first mixing input signal, and the second input terminal is connected to the output terminal of the frequency generation circuit to receive the synthesized signal. The frequency divider circuit and the filter circuit are connected in sequence to the output of the downconverter circuit to process the mixed signal and output a low-frequency difference signal; the filter circuit is a second-order low-pass filter circuit with a cutoff frequency of 20Hz.

3. The true random number generation system according to claim 2, characterized in that, The frequency generation circuit includes a frequency multiplier circuit and a direct digital frequency synthesizer; The frequency multiplier circuit is used to multiply the second signal output by the power divider circuit by five times to generate a 50MHz / 500MHz clock signal. The direct digital frequency synthesizer uses the clock signal provided by the frequency multiplier circuit as a reference to generate a synthesized signal of 10.000005MHz / 100.000005MHz.

4. The true random number generation system according to claim 1, characterized in that, The frequency difference acquisition module (2) includes a sampling circuit and a microcontroller; the sampling circuit is used to sample low-frequency frequency difference signals; The microcontroller is used to calculate the frequency difference data of the output frequency signal of the small rubidium clock (5) relative to the reference signal based on the sampling results. The frequency difference data is a true random number.

5. The true random number generation system according to claim 1, characterized in that, The fault detection module (4) detects at least one of the following fault modes: power failure, acquisition failure, invalid input signal, abnormal input signal, and abnormal sampling data; the abnormal input signal includes no input signal and input signal too small, and the abnormal sampling data includes the acquisition value reaching the critical upper or lower limit.

6. The true random number generation system according to claim 1, characterized in that, The communication module (3) is configured to perform at least one of the following operations: (a) Send a fixed number of true random number data to the host computer at a preset period T; (b) After receiving the instruction from the host computer, send a specified amount of random number data to the host computer.

7. A method for generating true random numbers based on a small rubidium clock, characterized in that, The system applied to any one of claims 1-6 includes the following steps: The frequency difference generation module (1) receives the frequency signal output by the miniature rubidium clock (5) and the reference signal from the outside, and generates a low-frequency difference signal. The low-frequency difference signal is sampled and processed by the frequency difference acquisition module (2), and the frequency difference data is calculated. The fault detection module (4) analyzes the frequency difference data and system operating status, processes and judges abnormal data situations, and gives fault indications. The true random number is provided to the host computer through the communication module (3).

8. The true random number generation method according to claim 7, characterized in that, The step of generating the low-frequency difference signal specifically includes: The frequency signal output by the small rubidium clock (5) is isolated to eliminate serial interference; the isolated signal is divided to obtain two signals, the first of which is used as the first mixing input signal and the second is used to generate the synthesized signal; the second signal is multiplied by five to generate a 50MHz / 500MHz clock signal; a 10.000005MHz / 100.000005MHz synthesized signal is generated based on the clock signal using a direct digital frequency synthesizer; the first mixing input signal and the synthesized signal are down-converted to generate a 5Hz signal; the 5Hz signal is divided and filtered by a second-order low-pass filter circuit with a cutoff frequency of 20Hz to obtain a 1Hz low-frequency difference signal.

9. The true random number generation method according to claim 7, characterized in that, The steps by which the communication module (3) provides random number data include: Upon receiving a command from the host computer, if the command is ran_auto_out_start (start automatic sending command), then periodically send blocks of truly random number data to the host computer; if the command is ran_auto_out_stop (stop automatic sending command), then stop periodically sending data; if the command is ran_data (request data command), then send a specified amount of truly random number data to the host computer once.