A highly efficient digital active gate control system

Abstract

The application relates to the technical field of power electronics, in particular to a high-efficiency digital active gate control system, which comprises a digital control and processing core, a programmable dynamic gate drive module and a high-speed state monitoring module; the high-efficiency digital active gate control system adopts a layered delay management architecture, which comprises a key path and an algorithm path; the system can simultaneously reduce switching loss and voltage and current stress from the source by shaping the switching trajectory in real time through feedforward-feedback closed loop, and the independent key path provides a hardware-level overshoot clamping of <= 30 nanoseconds, thereby guaranteeing basic safety; iterative learning of the algorithm path can continuously compensate for device aging and working condition drift, so that the system can remain stable and consistent in performance in complex applications.

Description

Technical Field

[0001] This invention relates to the field of power electronics, and in particular to a high-efficiency digital active gate control system. Background Technology

[0002] In the field of high-speed power electronic conversion, the switching transient characteristics of power semiconductor devices are a key bottleneck restricting the improvement of overall system performance. In order to balance switching losses, electromagnetic interference and reliability, gate drive technology has evolved from analog to digital and from open-loop to feedback. However, its core contradiction—the trade-off between dynamic accuracy, response speed and system stability—has never been fundamentally resolved. This contradiction is becoming increasingly prominent, especially now that wide-bandgap semiconductor devices are becoming more and more common.

[0003] For example: 1. Fixed-parameter analog drive: This type of solution seeks a static trade-off between device turn-on and turn-off losses and voltage / current overshoot by optimizing a single gate resistor or using an RC network. Its limitation is fundamental: once the drive parameters are set, they cannot be changed. It cannot respond to dynamic conditions such as bus voltage fluctuations, load changes, and junction temperature rise during operation, which leads to a sharp deterioration in performance when deviating from the design point. In addition, analog circuits are sensitive to component parameter drift and aging, and their long-term reliability is questionable. 2. Programmable digital open-loop drive: With the introduction of digital controllers, a scheme has emerged that sets multi-level drive voltage or current intensity through digital signals. This technology realizes the programmed preset of drive intensity and can switch for different working modes. However, its essence is still open-loop control. It cannot sense real-time switching waveforms, so it cannot compensate for parameter dispersion between devices of the same model, temperature drift during operation, and it cannot cope with unknown load transients. Its adaptive capability is weak. 3. Threshold-based feedback digital drive: To introduce a closed loop, the current mainstream research direction is to detect the threshold of collector-emitter voltage or collector current during the switching process, and then switch the drive intensity. Although this method is a great progress, its inherent defects limit its effectiveness in high-end applications. For example, the control action only occurs once or a few times at the threshold trigger point. It is a local and discrete correction of the switching waveform, rather than a continuous and precise control of the entire voltage and current change trajectory. The optimization effect is limited. In addition, its control logic is usually static and reactive. It cannot predict and optimize subsequent actions based on historical switching data, and it does not have the self-learning ability to cope with device aging or slow time-varying system parameters.

[0004] In summary, existing gate drive technologies, especially feedback-based schemes, face a dilemma of control accuracy, response speed, and stability when dealing with modern power electronic systems that use high-frequency, high-power-density devices with wide bandgap. Therefore, there is an urgent need for an efficient digital active gate control system to improve these issues. Summary of the Invention

[0005] To address the aforementioned technical issues, this invention provides a highly efficient digital active gate control system that uses a feedforward-feedback closed loop to shape the switching trajectory in real time. This system can simultaneously reduce switching losses and voltage and current stress from the source, and provides hardware-level overshoot clamping of ≤30 nanoseconds for the independent critical path, ensuring basic safety. Furthermore, the iterative learning of the algorithm path can continuously compensate for device aging and operating condition drift, enabling the system to maintain long-term stability and consistent performance in complex applications.

[0006] The present invention provides a high-efficiency digital active gate control system, comprising: Digital control and processing core: used to execute control algorithms and generate gate drive control command signals; Programmable dynamic gate drive module: connected to the digital control and processing core, receiving the gate drive control command signal, and used to provide dynamically adjustable gate drive capability; High-speed status monitoring module: connected to the controlled power switching device, used to collect the electrical parameters of the power switching device in real time; The high-efficiency digital active gate control system adopts a hierarchical delay management architecture, which includes: Critical path: Composed of pure hardware logic, used to receive a fast fault signal from the high-speed status monitoring module and output a first gate drive control command signal within a first delay time; Algorithm path: Implemented by the programmable logic in the digital control and processing core, used to receive waveform data from the high-speed state monitoring module, execute the control algorithm, and output a second gate drive control command signal within a second delay time, wherein the second delay time is greater than the first delay time.

[0007] Preferably, the programmable dynamic gate drive module can simultaneously receive control signals from the critical path and the algorithm path.

[0008] Preferably, the programmable dynamic gate drive module includes: Fine-gauge array: consists of multiple independently digitally controlled switching transistors, used to provide multi-level adjustable equivalent drive impedance; Active damping network: used to monitor voltage oscillations in the gate circuit and inject damping current.

[0009] Preferably, the on-resistance of the multiple switching transistors in the fine-gauge array is designed according to binary or temperature code weights.

[0010] Preferably, the high-speed condition monitoring module includes: High-speed comparator channel: Its output is directly connected to the critical path for rapid detection of voltage overshoot; High-precision analog-to-digital converter channel: Its output is connected to the algorithm path for complete sampling of the switching waveform.

[0011] Preferably, the digital control and processing core has a pre-stored drive curve lookup table based on different operating conditions and a built-in hybrid controller.

[0012] Preferably, the hybrid controller is configured to sequentially perform feedforward control based on pre-switching conditions, feedback control based on real-time waveforms, and iterative learning based on post-event performance evaluation in a single switching event.

[0013] Preferably, in the feedback control, the sampled waveform is digitally filtered in real time before the characteristic parameters of voltage change rate and current change rate are extracted.

[0014] Preferably, the hybrid controller is further configured to: The rate of change of bus voltage and load current is monitored in real time. When the rate of change exceeds a preset threshold, the iterative learning is paused and the system switches to a preset robust driving mode.

[0015] Preferably, a gate control method for a high-efficiency digital active gate control system includes the following steps: S1. Feedforward preset steps: Before the switching action begins, the DC bus voltage and load current are collected in real time through the high-precision analog-to-digital converter channel of the high-speed status monitoring module. The bus voltage and load current are used as the current operating point. The corresponding initial drive parameters are retrieved from the drive curve lookup table stored in the digital control and processing core. The initial drive parameters are converted into control words and preset into the fine-level array of the programmable dynamic gate drive module to set the initial equivalent drive impedance. S2, Hierarchical Closed-Loop Control Steps: During the switching transient, the following two paths are controlled in parallel: S2-1, Critical Path Intervention: Through the high-speed comparator channel of the high-speed status monitoring module, the drain-source voltage of the power device is continuously monitored. When the voltage exceeds the preset safety threshold, the pure hardware logic of the critical path responds immediately, generating the first gate drive control command signal, which forces the equivalent impedance of the programmable dynamic gate drive module to switch to the maximum level, thereby achieving nanosecond-level overshoot suppression. S2-2, Algorithm Path Shaping: Through a high-precision analog-to-digital converter channel, the complete waveforms of drain-source voltage and drain current are sampled synchronously. The digital control and processing core performs real-time digital filtering on the sampled data and extracts the characteristic parameters of voltage change rate and current change rate. The hybrid controller in the digital control and processing core compares the characteristic parameters with the target trajectory, calculates and outputs the second gate drive control command signal in real time, dynamically adjusts the control word of the fine gear array, and activates the active damping network to suppress gate oscillation, thereby achieving microsecond-level fine shaping of the switching trajectory. S3. Learning and Monitoring Steps: After a single switch event ends, perform the following operations: S3-1, Performance Evaluation and Iterative Learning: The digital control and processing core calculates the comprehensive performance index of loss and overshoot of this switch. If the performance is better than the historical best value stored in the lookup table, the drive curve corresponding to this operating point is updated with a preset learning rate to achieve incremental optimization. S3-2, Robustness Monitoring and Mode Switching: The hybrid controller calculates the rate of change of bus voltage and load current in real time. When the rate of change exceeds the preset threshold, it is determined to be a severe transient condition, the iterative learning process is paused, and the system switches to a preset fixed robust drive parameter set to ensure system stability.

[0016] Compared with the prior art, the beneficial effects of the present invention are as follows: 1. By shaping the switching trajectory in real time through a feedforward-feedback closed loop, switching losses and voltage and current stress can be reduced simultaneously from the source. 2. The independent critical path provides hardware-level overshoot clamping of ≤30 nanoseconds, ensuring basic safety; 3. The iterative learning of the algorithm path can continuously compensate for device aging and operating condition drift, enabling the system to maintain long-term stability and consistent performance in complex applications. Attached Figure Description

[0017] Figure 1 This is a schematic diagram of the structure of the high-efficiency digital active gate control system of the present invention; Figure 2 This is a schematic diagram of the high-speed condition monitoring module of the present invention; Figure 3 This is a schematic diagram of the structure of the programmable dynamic gate drive module of the present invention. Detailed Implementation

[0018] To facilitate understanding of the present invention, a more complete description will be given below with reference to the accompanying drawings. The present invention can be implemented in many different forms and is not limited to the embodiments described herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.

[0019] like Figure 1 As shown, the high-efficiency digital active gate control system of the present invention consists of three parts: a digital control and processing core, a programmable dynamic gate drive module, and a high-speed state monitoring module. The controlled object is a power switching device. The high-speed condition monitoring module has its input connected to the power switching device to collect the drain-source voltage, drain current, and bus voltage parameters of the power switching device. The output of the high-speed condition monitoring module is connected to the programmable dynamic gate drive module and the digital control and processing core, respectively. The output of the digital control and processing core is connected to the input of the programmable dynamic gate drive module. The output of the programmable dynamic gate drive module is connected to the power switching device to realize the gate drive control of the power switching device. like Figure 2 As shown, the high-speed condition monitoring module consists of a high-speed comparator channel and a high-precision analog-to-digital converter channel connected in parallel. The input of the high-speed comparator channel is connected to a power switching device, and the output is connected to... Figure 1 The programmable dynamic gate drive module is used to quickly compare the drain-source voltage with a preset safety threshold and output an overshoot fault signal; the high-precision analog-to-digital converter channel acquires the drain-source voltage waveform and drain current waveform of the power switching device, and the output is connected to... Figure 1 The digital control and processing core provides complete waveform data for switch trajectory shaping; like Figure 3 As shown, the programmable dynamic gate drive module consists of a fine-level array and an active damping network connected in parallel. The fine-level array control terminal receives drive control words from the high-speed state monitoring module and the digital control and processing core. By switching the on and off states of different switching transistors, it achieves multi-level adjustment of the equivalent drive impedance. The input terminal of the active damping network is connected to a power switching device to detect high-frequency voltage oscillations in the gate circuit. The output terminal injects a damping current with opposite phase into the gate circuit to suppress gate ringing.

[0020] Example: Figures 1 to 3 As shown, a high-efficiency digital active gate control system includes: Digital control and processing core: used to execute control algorithms and generate gate drive control command signals; Programmable dynamic gate drive module: connected to the digital control and processing core, receiving the gate drive control command signal, and used to provide dynamically adjustable gate drive capability; High-speed status monitoring module: connected to the controlled power switching device, used to collect the electrical parameters of the power switching device in real time; The high-efficiency digital active gate control system adopts a hierarchical delay management architecture, which includes: Critical path: Composed of pure hardware logic, used to receive a fast fault signal from the high-speed status monitoring module and output a first gate drive control command signal within a first delay time; Algorithm path: Implemented by the programmable logic in the digital control and processing core, used to receive waveform data from the high-speed state monitoring module, execute the control algorithm, and output a second gate drive control command signal within a second delay time, wherein the second delay time is greater than the first delay time; The programmable dynamic gate drive module can simultaneously receive control signals from the critical path and the algorithm path (when control signals from the critical path and the algorithm path are received simultaneously, the control command of the critical path is executed first). The programmable dynamic gate drive module includes: Fine-gauge array: consists of multiple independently digitally controlled switching transistors, used to provide multi-level adjustable equivalent drive impedance; Active damping network: used to monitor voltage oscillations in the gate circuit and inject damping current; The on-resistance of the multiple switching transistors in the fine gear array is designed according to binary or temperature code weights. The high-speed condition monitoring module includes: High-speed comparator channel: Its output is directly connected to the critical path for rapid detection of voltage overshoot; High-precision analog-to-digital converter channel: Its output is connected to the algorithm path for complete sampling of the switching waveform; The digital control and processing core has a pre-stored lookup table of drive curves based on different operating conditions and a built-in hybrid controller. When the digital control and processing core executes the feedforward control, if the operating point consisting of the current real-time bus voltage and load current is not directly stored in the lookup table, it uses a bilinear interpolation algorithm to calculate and generate the initial drive curve of the current operating point based on the drive curves of four adjacent reference operating points in the lookup table. The hybrid controller is configured to, in a single switching event, sequentially execute feedforward control based on the pre-switching operating condition, feedback control based on the real-time waveform, and iterative learning based on post-event performance evaluation (the iterative learning is based on the performance index calculated after the switching event, and selectively updates the drive curve under the corresponding operating condition in the lookup table. The rule for the selective update is: only when the comprehensive performance index of the current switching event is better than the historical best value stored in the lookup table, the current drive curve replaces the historical stored value). In the feedback control, the sampled waveform is digitally filtered in real time, and then the characteristic parameters of voltage change rate and current change rate are extracted. A method for gate control based on a high-efficiency digital active gate control system includes the following steps: S1. Feedforward preset steps: Before the switching action begins, the DC bus voltage and load current are collected in real time through the high-precision analog-to-digital converter channel of the high-speed status monitoring module. The bus voltage and load current are used as the current operating point. The corresponding initial drive parameters are retrieved from the drive curve lookup table stored in the digital control and processing core. The initial drive parameters are converted into control words and preset into the fine-level array of the programmable dynamic gate drive module to set the initial equivalent drive impedance. S2, Hierarchical Closed-Loop Control Steps: During the switching transient, the following two paths are controlled in parallel: S2-1, Critical Path Intervention: Through the high-speed comparator channel of the high-speed status monitoring module, the drain-source voltage of the power device is continuously monitored. When the voltage exceeds the preset safety threshold, the pure hardware logic of the critical path responds immediately, generating the first gate drive control command signal, which forces the equivalent impedance of the programmable dynamic gate drive module to switch to the maximum level, thereby achieving nanosecond-level overshoot suppression. S2-2, Algorithm Path Shaping: Through a high-precision analog-to-digital converter channel, the complete waveforms of drain-source voltage and drain current are sampled synchronously. The digital control and processing core performs real-time digital filtering on the sampled data and extracts the characteristic parameters of voltage change rate and current change rate. The hybrid controller in the digital control and processing core compares the characteristic parameters with the target trajectory, calculates and outputs the second gate drive control command signal in real time, dynamically adjusts the control word of the fine gear array, and activates the active damping network to suppress gate oscillation, thereby achieving microsecond-level fine shaping of the switching trajectory. S3. Learning and Monitoring Steps: After a single switch event ends, perform the following operations: S3-1, Performance Evaluation and Iterative Learning: The digital control and processing core calculates the comprehensive performance index of loss and overshoot of this switch. If the performance is better than the historical best value stored in the lookup table, the drive curve corresponding to this operating point is updated with a preset learning rate to achieve incremental optimization. S3-2, Robustness Monitoring and Mode Switching: The hybrid controller calculates the rate of change of bus voltage and load current in real time. When the rate of change exceeds the preset threshold, it is determined to be a severe transient condition, the iterative learning process is paused, and the system switches to a preset fixed robust drive parameter set to ensure system stability.

[0021] To significantly reduce the massive calibration costs required by traditional methods, this invention employs an efficient simulation-experiment joint calibration process to generate an initial lookup table. Specifically, firstly, a test circuit containing a detailed model of the power device to be controlled is established in simulation software. An automated script then iterates through key discrete operating points (such as different combinations of bus voltage and load current), and an optimization algorithm is used to solve for the theoretically optimal drive curve at each point, forming a basic lookup table. Subsequently, only about 10% of typical operating points need to be selected for actual measurement verification and fine-tuning on a physical test platform to complete the entire calibration process. This method can reduce the experimental calibration workload by more than 80%, greatly improving efficiency while ensuring data reliability.

[0022] To enable the lookup table generated based on finite discrete operating condition calibration to smoothly respond to any continuously changing operating conditions in practical applications, the system integrates a bilinear interpolation algorithm in the feedforward preset step. During operation, if the operating point formed by the bus voltage and load current collected in real time is not directly stored in the lookup table, the system will automatically locate the four adjacent reference operating points surrounding that point in the table, and generate a smooth initial driving curve that is completely adapted to the current operating condition in real time through bilinear interpolation based on the stored driving curve data. This mechanism ensures seamless coverage from the discrete calibration point to the continuous operating condition plane, overcomes the performance step problem that may occur in the traditional lookup table method at non-calibration points, and ensures the realization of the continuity and robustness of feedforward control.

[0023] The digital control and processing core of this system is equipped with configuration and startup functions. These functions are the basic management and control functions of the digital control and processing core, and are deeply integrated with the core algorithm execution and drive instruction generation functions. All configured parameters are synchronized to the hybrid controller and critical path hardware logic unit inside the digital control and processing core to ensure the consistency of operating parameters throughout the system. The specific implementation logic of this function is as follows: System power-on initialization: During the power-on phase, this function completes the register configuration of the digital control and processing core, the initialization of peripheral interfaces, the calibration of the sampling channel of the high-speed status monitoring module, and the enabling of the critical path hardware logic. At the same time, it completes the loading and verification of the pre-stored drive curve lookup table, the target switch trajectory reference parameters, and the preset safety threshold, ensuring that the system quickly enters the ready state after power-on and provides basic parameter support for the feedforward preset of switch actions. Runtime parameter configuration: This function allows users to configure, modify, and store the core operating parameters of the system after power failure. Configurable parameters include the overshoot safety threshold of the drain-source voltage of power devices, the iterative learning rate, the robust mode trigger threshold, the target parameters of the switching trajectory, and the reference value of the drive impedance level. It adapts to the application requirements of different operating conditions and different models of power switching devices. The configured parameters are synchronized to the hybrid controller and the critical path hardware logic in real time to achieve unified updates of parameters across the entire system. Safety start-stop control This function receives external start / stop control commands and is responsible for the safe switching of the entire system's operating state. During startup: First, a full module self-test process is executed to check the working status of the high-speed sampling channel, drive circuit, critical path hardware logic, and algorithm path controller in sequence. After confirming that there are no faults, the power output permission of the programmable dynamic gate drive module is unlocked to avoid damage to power devices caused by starting with a fault. During shutdown: First, execute the standardized safety shutdown procedure to force all power switching devices to reliably shut down and cut off the power output of the programmable dynamic gate drive module, and then execute the system power-down procedure to ensure the safety of the shutdown process; like Figure 1 As shown, the critical path is a nanosecond-level response control link in the hierarchical delay management architecture of this system, specifically designed for hardware-level safety protection. It consists of pure hardware logic circuits without the participation of software algorithms and without processor scheduling delay throughout the process. Its signal link is: high-speed comparator channel of high-speed status monitoring module → pure hardware logic of critical path → programmable dynamic gate drive module. Its core function is to directly output a strong clamping drive instruction within a delay time of ≤30 nanoseconds when faults such as voltage overshoot of power switching devices are detected. This instruction is executed before the algorithm path and provides low-level hardware safety protection for power devices, preventing devices from being damaged due to overvoltage or overshoot. Sending waveform data is a core signal interaction action between the high-speed condition monitoring module and the digital control and processing core. Specifically, it refers to the action of the high-speed condition monitoring module, after completing the synchronous sampling of the full switching cycle waveform of the drain-source voltage and drain current of the power switching device through the high-precision analog-to-digital converter channel, transmitting the complete digital waveform data to the algorithm path in the digital control and processing core through the parallel bus. This action is the core data foundation for the algorithm path to execute switch trajectory shaping, feedforward-feedback closed-loop control, and iterative learning, providing complete operating condition and switching characteristic data for algorithm calculation. Sending algorithm commands is the core control interaction action between the digital control and processing core and the programmable dynamic gate drive module. Specifically, it refers to the algorithm path of the digital control and processing core. After completing the hybrid control algorithm calculation based on the received waveform data, the calculated second gate drive control command signal (including the control word of the fine-position array, the activation command of the active damping network, etc.) is sent to the programmable dynamic gate drive module through the digital interface. This action is the core execution link of the algorithm path to realize the fine shaping of the switching trajectory and the dynamic adjustment of the drive parameters, and directly determines the loss optimization and waveform control effect of the switching process. The power gate drive output signal (applied drive signal) is the final execution action between the programmable dynamic gate drive module and the controlled power switching device. Specifically, it refers to the action of the programmable dynamic gate drive module, after receiving the control command of the critical path or algorithm path, switching the on / off state of the internal fine-level array and activating / disabling the active damping network according to the command, and finally outputting a drive electrical signal of corresponding strength and timing to the gate of the power switching device. This action is the final output of the entire control system, directly controlling the turn-on and turn-off transient process of the power switching device, and realizing the core effect of the present invention of reducing switching losses and suppressing voltage and current overshoot. The first gate drive control instruction signal is the only output signal of the critical path in the hierarchical delay management architecture of this invention, and it is also a fast execution instruction specifically designed for hardware-level security protection. (Corresponding to the attached...) Figure 1 The signal link in the critical path directly connects to the programmable dynamic gate drive module. This instruction is generated by pure hardware logic circuits within the critical path, without software algorithm participation or processor scheduling delay. The trigger condition is that the high-speed comparator channel of the high-speed state monitoring module detects that the drain-source voltage of the power switching device exceeds a preset safety threshold. The instruction content is a predefined strong clamping drive control word. Its core function is to forcibly switch the fine-level array of the programmable dynamic gate drive module to the maximum equivalent impedance level, and simultaneously forcibly activate the active damping network to complete voltage overshoot suppression in an extremely short time of ≤30ns. This instruction has the highest execution priority in the system. When the programmable dynamic gate drive module receives this instruction and the control instruction of the algorithm path at the same time, it will unconditionally execute this instruction first. It is the underlying hardware safety defense line of the power switching device. The nickname "fast instruction" also comes from its nanosecond-level response speed and priority execution safety attribute. The second gate drive control command signal is the core output signal of the algorithm path in the hierarchical delay management architecture of this invention, and it is also the adaptive control command for achieving fine-grained optimization of switching performance. (Corresponding to the attached...) Figure 1The signal link from the digital control and processing core to the programmable dynamic gate drive module sends algorithm instructions. These instructions are generated by the hybrid controller within the digital control and processing core through programmable logic operations. The triggering and generation process is as follows: the high-speed status monitoring module completes full-cycle waveform sampling of the power switching device through a high-precision analog-to-digital converter channel. After transmitting the sampled data via the "send waveform data" action, the sampled data is transmitted to the algorithm path. The hybrid controller performs real-time filtering, feature parameter extraction, and comparison with the target switching trajectory on the data, then generates the dynamic instruction in real time. The instruction content includes the real-time dynamic parameters of the fine-position array in the programmable dynamic gate drive module. The fine-tuning parameters of the on / off control word and the active damping network enable continuous multi-level adjustment of the equivalent drive impedance and precise suppression of gate oscillation. This instruction has a lower execution priority than the first gate drive control instruction signal and is only fully executed when there is no fault triggering and no action on the critical path. Its core function is to achieve microsecond-level fine shaping of the switching trajectory, thereby reducing switching losses and device voltage and current stress from the source. At the same time, it can work with an iterative learning mechanism to continuously optimize parameters and compensate for device aging and operating condition drift. This is the key to achieving the high-efficiency control core performance of this invention. The alternative name "optimization instruction" also comes from its fine-tuning and adaptive optimization attributes for the switching process.

[0024] The above description is only a preferred embodiment of the present invention. It should be noted that for those skilled in the art, several improvements and modifications can be made without departing from the technical principles of the present invention, and these improvements and modifications should also be considered within the scope of protection of the present invention.

Claims

1. A high-efficiency digital active gate control system, characterized in that, include: Digital control and processing core: used to execute control algorithms and generate gate drive control command signals; Programmable dynamic gate drive module: Its signal input terminal is connected to the signal output terminal of the digital control and processing core, and is used to receive the gate drive control command signal. Its signal output terminal is connected to the gate of the controlled power switching device, and is used to apply a power gate drive output signal to the power switching device, providing dynamically adjustable gate drive capability. High-speed status monitoring module: connected to the controlled power switching device, used to collect the electrical parameters of the power switching device in real time; The high-efficiency digital active gate control system adopts a hierarchical delay management architecture, which includes: Critical path: Composed of pure hardware logic, used to receive a fast fault signal from the high-speed status monitoring module and output a first gate drive control command signal within a first delay time; Algorithm path: Implemented by the programmable logic in the digital control and processing core, used to receive waveform data from the high-speed state monitoring module, execute the control algorithm, and output a second gate drive control command signal within a second delay time, wherein the second delay time is greater than the first delay time.

2. The high-efficiency digital active gate control system as described in claim 1, characterized in that, The programmable dynamic gate drive module can simultaneously receive gate drive control command signals from the critical path and the algorithm path.

3. The high-efficiency digital active gate control system as described in claim 1, characterized in that, The programmable dynamic gate drive module includes: Fine-gauge array: consists of multiple independently digitally controlled switching transistors, used to provide multi-level adjustable equivalent drive impedance; Active damping network: used to monitor voltage oscillations in the gate circuit and inject damping current.

4. The high-efficiency digital active gate control system as described in claim 3, characterized in that, The on-resistance of the multiple switching transistors in the fine-gauge array is designed according to binary or temperature code weights.

5. The high-efficiency digital active gate control system as described in claim 1, characterized in that, The high-speed condition monitoring module includes: High-speed comparator channel: Its output is directly connected to the critical path for rapid detection of voltage overshoot; High-precision analog-to-digital converter channel: Its output is connected to the algorithm path for complete sampling of the switching waveform.

6. The high-efficiency digital active gate control system as described in claim 1, characterized in that, The digital control and processing core has a pre-stored lookup table of drive curves based on different operating conditions and a built-in hybrid controller.

7. The high-efficiency digital active gate control system as described in claim 6, characterized in that, The hybrid controller is configured to sequentially perform feedforward control based on pre-switching conditions, feedback control based on real-time waveforms, and iterative learning based on post-event performance evaluation in a single switching event.

8. The high-efficiency digital active gate control system as described in claim 7, characterized in that, In the feedback control, the sampled waveform is digitally filtered in real time, and then the characteristic parameters of voltage change rate and current change rate are extracted.

9. The high-efficiency digital active gate control system as described in claim 7, characterized in that, The hybrid controller is also configured to: The rate of change of bus voltage and load current is monitored in real time. When the rate of change exceeds a preset threshold, the iterative learning is paused and the system switches to a preset robust driving mode.

Images