Transmission system of data

By configuring N main chips and M backup chips in the spaceborne base station, synchronous parallel processing of the main and backup chips is achieved. The processor selects the target chip for data transmission based on the status information, which solves the problem of service interruption caused by single-event effect in spaceborne base stations and ensures the continuity and reliability of data transmission.

CN122372055APending Publication Date: 2026-07-10CHINA SATELLITE NETWORK INNOVATION CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
CHINA SATELLITE NETWORK INNOVATION CO LTD
Filing Date
2026-04-29
Publication Date
2026-07-10

AI Technical Summary

Technical Problem

Existing spaceborne base station protocol processing chips are susceptible to space radiation effects such as single-event upsets or single-event function interruptions, and cannot meet the continuous service requirements of 5G NR for ultra-reliable low-latency communication.

Method used

The system employs a configuration of N main chips and M backup chips, with the main chips and backup chips processing the same services synchronously and in parallel. The processor determines the target chip for data transmission based on status information, ensuring the continuity and reliability of data transmission.

Benefits of technology

By combining parallel processing of primary and backup chips with state-driven operation, continuous operation of services with zero interruption is achieved, improving the reliability and service continuity of the spaceborne communication system and overcoming the risk of service interruption.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122372055A_ABST
    Figure CN122372055A_ABST
Patent Text Reader

Abstract

This application discloses a data transmission system, comprising: N main chips, M backup chips, and at least one processor, wherein M and N are integers greater than 0; the N main chips and M backup chips are disposed on the same baseband processing board, or the N main chips and M backup chips are disposed on different baseband processing boards, each baseband processing board including at least one processor, and the main chips and their corresponding backup chips simultaneously process the same service; the processor is used to receive status information of the chips on its own baseband processing board and determine the target chip based on the status information, wherein the target chip is used to control data transmission, the chips on the baseband processing board include main chips and / or backup chips, and the status information is used to indicate whether the chips on the baseband processing board are in a normal state. This application solves the problem of the inability to guarantee the continuity of data transmission, thereby achieving the effect of improving the continuity of data transmission.
Need to check novelty before this filing date? Find Prior Art