VPX 6U specification high-speed high-performance mainboard

By designing a high-speed, high-performance motherboard in the VPX 6U specification, the lack of VPX 6U specification motherboards in the market was solved, enabling efficient processing of high-speed computing and data interaction.

CN223526666UActive Publication Date: 2025-11-07BEIJING CARNATION TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202423178678.7
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-12-23
Publication Date
2025-11-07
Estimated Expiration
2034-12-23

AI Technical Summary

Technical Problem

There is a lack of high-speed, high-performance motherboards in the VPX 6U specification on the market.

Method used

A high-speed, high-performance motherboard in the VPX 6U specification was designed, which includes a variety of components such as dynamic memory, central processing unit, serial transceiver, baseboard manager, power management system, etc., and realizes high-speed computing and data interaction through complex interconnection.

Benefits of technology

It solves the problem of the lack of high-speed, high-performance motherboards in the market with VPX 6U specification, which speeds up the operation, facilitates data interaction, and improves the efficiency of user data processing.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223526666U_ABST
    Figure CN223526666U_ABST
Patent Text Reader

Abstract

The high-speed high-performance mainboard with the VPX 6U specification comprises a dynamic memory A, a dynamic memory B, a central processing unit A, a central processing unit B, a substrate manager, a serial port transceiver A, a serial port transceiver B, a panel display interface, a serial port transceiver C, an extensible interlayer card A, a serial port transceiver D, an Ethernet interface, a network transformer, an optical fiber network interface and a display transmitter, the system comprises an audio codec, an electronic disk interface, a B extensible interlayer card, an electronic disk, a P0 connector, a P1 connector, a P2 connector, a P3 connector, a P4 connector, a P5 connector, a P6 connector, a bridge sheet and a power supply management system.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The utility model relates to aviation, aerospace, industrial control, harsh extreme environment, engineering machinery field especially relates to a VPX 6U specification high speed high performance mainboard. BACKGROUND

[0002] VPX bus is born in VME bus, it is a kind of general computer bus, combines the electrical specification of Motorola company Versa bus and Eurocard mechanical packaging standard, it is a kind of open architecture, supports and is independent of multiprocessor computer system. It has been widely applied to aviation, aerospace, industrial control, harsh extreme environment, engineering machinery field. SUMMARY

[0003] The utility model discloses a VPX 6U specification high speed high performance mainboard to solve the problem that lack in the market.

[0004] The design scheme of the present application is as follows:

[0005] The VPX 6U specification high speed high performance mainboard comprises an A dynamic memory, a B dynamic memory, an A central processing unit, a B central processing unit, a baseboard manager, an A serial transceiver, a B serial transceiver, a flat-panel display interface, a C serial transceiver, an A extendable sandwich card, a D serial transceiver, an Ethernet interface, a network transformer, a fiber network interface, a display transmitter, an audio codec, an electronic disc interface, a B extendable sandwich card, an electronic disc, a P0 connector, a P1 connector, a P2 connector, a P3 connector, a P4 connector, a P5 connector, a P6 connector, a bridge, and a power supply management system.

[0006] The A dynamic memory is connected to the A central processing unit.

[0007] The B dynamic memory is connected to the B central processing unit and cooperates with the A dynamic memory to store data.

[0008] The A central processing unit is connected to the A dynamic memory, the A serial transceiver, the P5 connector and the B central processing unit, and cooperates with the B central processing unit to perform operations.

[0009] The B central processing unit is connected to the B dynamic processor, the A central processing unit, the C serial transceiver and the bridge, and realizes control, operation, data transmission and interaction of the whole board.

[0010] The baseboard manager is connected to the bridge, the P2 connector, the P0 connector, the P4 connector and the B serial transceiver.

[0011] The A serial transceiver is connected to the A central processing unit and the P4 connector.

[0012] B serial port transceiver, connecting the baseboard manager and the P4 connector;

[0013] Flat panel display interface, connecting the bridge and the P6 connector;

[0014] C serial port transceiver, connecting the B central processing unit and the P3 connector;

[0015] A scalable mezzanine card, connecting the bridge and the P5 connector;

[0016] D serial port transceiver, connecting the bridge and the P4 connector;

[0017] Ethernet interface, connecting the bridge and the network transformer;

[0018] Network transformer, connecting the Ethernet interface and the P4 connector;

[0019] Optical fiber network interface, connecting the bridge and the P3 connector;

[0020] Display transmitter, connecting the bridge, the P3 connector, the P6 connector;

[0021] Audio codec, connecting the bridge and the P2 connector;

[0022] Electronic disk interface, connecting the bridge, realizing the connection of peripheral equipment;

[0023] B scalable mezzanine card, connecting the bridge;

[0024] Electronic disk, connecting the bridge;

[0025] P0 connector, connecting the power supply management system and the baseboard manager;

[0026] P1 connector, connecting the bridge;

[0027] P2 connector, connecting the audio decoder and the baseboard manager;

[0028] P3 connector, connecting the bridge, the display transmitter, the C serial port transceiver, the optical fiber network interface;

[0029] P4 connector, connecting the network transformer, the baseboard manager, the A serial port transceiver, the B serial port transceiver, the D serial port transceiver;

[0030] P5 connector, connecting the A scalable mezzanine card and the A central processing unit;

[0031] P6 connector, connecting the flat panel display interface and the display transmitter;

[0032] Bridge, connecting electronic disk interface, B extensible mezzanine card, electronic disk, B central processing unit, baseboard manager, flat panel display interface, A extensible mezzanine card, D serial transceiver, Ethernet interface, fiber network interface, display transmitter, audio codec, P1 connector, P3 connector, the bridge is interface control, realize with outside data interaction;

[0033] Power supply management system, connecting P0 connector, realize the power supply of the carrier plate.

[0034] The beneficial effects of the utility model are:

[0035] The VPX 6U specification high-speed high-performance mainboard solves the problem of lack of VPX 6U specification high-speed high-performance mainboard in the market, and the utility model uses double dragon core high-performance CPU and double dynamic memory, speeds up the operation speed and data interaction, and facilitates user reading and processing data. BRIEF DESCRIPTION OF DRAWINGS

[0036] Figure 1 It is a VPX 6U specification high-speed high-performance mainboard hardware structure diagram. DETAILED DESCRIPTION

[0037] As Figure 1 The VPX 6U specification high-speed high-performance mainboard hardware structure diagram is shown. It includes: A dynamic memory 1, B dynamic memory 2, A central processing unit 3, B central processing unit 4, baseboard manager 5, A serial transceiver 6, B serial transceiver 7, flat panel display interface 8, C serial transceiver 9, A extensible mezzanine card 10, D serial transceiver 11, Ethernet interface 12, network transformer 13, fiber network interface 14, display transmitter 15, audio codec 16, electronic disk interface 17, B extensible mezzanine card 18, electronic disk 19, P0 connector 20, P1 connector 21, P2 connector 22, P3 connector 23, P4 connector 24, P5 connector 25, P6 connector 26, bridge 27, power supply management system 28.

[0038] Among them, A dynamic memory 1, connecting A central processing unit 3;

[0039] B dynamic memory 2, connecting B central processing unit 4, cooperates A dynamic memory 1 to store data;

[0040] A central processing unit 3, connecting A dynamic memory 1, A serial transceiver 6, P5 connector 25, B central processing unit 4, cooperates B central processing unit 4 to operate;

[0041] B central processing unit 4, connecting B dynamic processor 2, A central processing unit 3, C serial transceiver 9, bridge 27, realizes the control of whole board, operation, data transmission and interaction;

[0042] board manager 5, connecting the bridge 27, the P2 connector 22, the P0 connector 20, the P4 connector 24, the B serial transceiver 7;

[0043] A serial transceiver 6, connecting the A central processor 3 and the P4 connector 24;

[0044] B serial transceiver 7, connecting the board manager 5 and the P4 connector 24;

[0045] flat panel display interface 8, connecting the bridge 27 and the P6 connector 26;

[0046] C serial transceiver 9, connecting the B central processor 4 and the P3 connector 23;

[0047] A scalable mezzanine card 10, connecting the bridge 27 and the P5 connector 25;

[0048] D serial transceiver 11, connecting the bridge 27 and the P4 connector 24;

[0049] Ethernet interface 12, connecting the bridge 27 and the network transformer 13;

[0050] network transformer 13, connecting the Ethernet interface 12 and the P4 connector 24;

[0051] fiber network interface 14, connecting the bridge 27 and the P3 connector 23;

[0052] display transmitter 15, connecting the bridge 27, the P3 connector 23, the P6 connector 26;

[0053] audio codec 16, connecting the bridge 27 and the P2 connector 22;

[0054] electronic disk interface 17, connecting the bridge 27, and realizing connection with peripheral equipment;

[0055] B scalable mezzanine card 18, connecting the bridge 27;

[0056] electronic disk 19, connecting the bridge 27;

[0057] P0 connector 20, connecting the power management system 28 and the board manager 5;

[0058] P1 connector 21, connecting the bridge 27;

[0059] P2 connector 22, connecting the audio decoder 16 and the board manager 5;

[0060] P3 connector 23, connecting the bridge 27, the display transmitter 15, the C serial transceiver 9, the fiber network interface 14;

[0061] P4 connector 24, connecting network transformer 13, baseboard manager 5, A serial transceiver 6, B serial transceiver 7, D serial transceiver 11;

[0062] P5 connector 25, connecting A extensible mezzanine card 10 and A central processor 3;

[0063] P6 connector 26, connecting flat panel display interface 8 and display transmitter 15;

[0064] Bridge 27, connecting electronic disk interface 17, B extensible mezzanine card 18, electronic disk 19, B central processor 4, baseboard manager 5, flat panel display interface 8, A extensible mezzanine card 10, D serial transceiver 11, Ethernet interface 12, optical fiber network interface 14, display transmitter 15, audio codec 16, P1 connector 21, P3 connector 23, bridge 27 is interface control, realizing data interaction with outside world;

[0065] Power supply management system 28, connecting P0 connector 20, realizing power supply to the carrier board.

[0066] Finally, it should be noted that: the above embodiments are only used to illustrate the technical scheme of the utility model and not to limit it, although the utility model has been described in detail with reference to the preferred embodiments, those skilled in the art should understand that: it can still modify or equivalently replace the technical scheme of the utility model, and these modifications or equivalent replacements cannot make the modified technical scheme deviate from the spirit and scope of the technical scheme of the utility model.

Claims

1.A VPX 6U-specification high-speed high-performance mainboard, characterized in that: the VPX 6U-specification high-speed high-performance mainboard comprises an A dynamic memory, a B dynamic memory, an A central processing unit, a B central processing unit, a baseboard manager, an A serial transceiver, a B serial transceiver, a flat-panel display interface, a C serial transceiver, an A expandable mezzanine card, a D serial transceiver, an Ethernet interface, a network transformer, a fiber-optic network interface, a display transmitter, an audio codec, an electronic disk interface, a B expandable mezzanine card, an electronic disk, a P0 connector, a P1 connector, a P2 connector, a P3 connector, a P4 connector, a P5 connector, a P6 connector, a bridge, and a power supply management system; the A dynamic memory is connected to the A central processing unit; the B dynamic memory is connected to the B central processing unit and cooperates with the A dynamic memory to store data; the A central processing unit is connected to the A dynamic memory, the A serial transceiver, the P5 connector, and the B central processing unit, and cooperates with the B central processing unit to perform operations; the B central processing unit is connected to the B dynamic processor, the A central processing unit, the C serial transceiver, and the bridge, and realizes control, operation, data transmission, and interaction of the whole board; the baseboard manager is connected to the bridge, the P2 connector, the P0 connector, the P4 connector, and the B serial transceiver; the A serial transceiver is connected to the A central processing unit and the P4 connector; the B serial transceiver is connected to the baseboard manager and the P4 connector; the flat-panel display interface is connected to the bridge and the P6 connector; the C serial transceiver is connected to the B central processing unit and the P3 connector; the A expandable mezzanine card is connected to the bridge and the P5 connector; the D serial transceiver is connected to the bridge and the P4 connector; the Ethernet interface is connected to the bridge and the network transformer; the network transformer is connected to the Ethernet interface and the P4 connector; the fiber-optic network interface is connected to the bridge and the P3 connector; the display transmitter is connected to the bridge, the P3 connector, and the P6 connector; the audio codec is connected to the bridge and the P2 connector; the electronic disk interface is connected to the bridge and realizes connection with peripheral devices; the B expandable mezzanine card is connected to the bridge; the electronic disk is connected to the bridge; the P0 connector is connected to the power supply management system and the baseboard manager; the P1 connector is connected to the bridge; the P2 connector is connected to the audio decoder and the baseboard manager; the P3 connector is connected to the bridge, the display transmitter, the C serial transceiver, and the fiber-optic network interface; the P4 connector is connected to the network transformer, the baseboard manager, the A serial transceiver, the B serial transceiver, and the D serial transceiver; the P5 connector is connected to the A expandable mezzanine card and the A central processing unit; the P6 connector is connected to the flat-panel display interface and the display transmitter; the bridge is connected to the electronic disk interface, the B expandable mezzanine card, the electronic disk, the B central processing unit, the baseboard manager, the flat-panel display interface, the A expandable mezzanine card, the D serial transceiver, the Ethernet interface, the fiber-optic network interface, the display transmitter, the audio codec, the P1 connector, and the P3 connector, and is an interface control to realize interaction with external data; the power supply management system is connected to the P0 connector and realizes power supply for the board.