Ultra-small stepping delay array system

Abstract

The utility model discloses an ultra-small stepping delay array system, and belongs to the technical field of wireless communication. The ultra-small stepping delay array system mainly comprises a delay input module, a switch array module, a delay transmission module and a delay output module. Wherein the delay input module is connected with the receiving end of the switch array module, the output end of the switch array module is connected with the delay transmission module and the delay output module, a plurality of microstrip lines and / or a plurality of cables are arranged in the delay transmission module, the microstrip lines are directly or indirectly connected with the switch array module, and the microstrip lines are connected with the switch array module. The cable is directly or indirectly connected with the switch array module; the minimum step of the ultra-small step delay array system is 0.1 m. Compared with the prior art, the utility model has the advantages that the flexibility of signal delay transmission is improved, the application range is widened to a certain extent, the structure is simpler, the manufacturing cost is lower, and the practicability is higher.

Description

TECHNICAL FIELD

[0001] The utility model relates to wireless communication technical field especially relates to a super small step delay array system. BACKGROUND

[0002] In the field of modern signal transmission, the minimum step precision can be maintained at 0.1m. In actual scenarios, when a signal is transmitted in a microstrip line with a physical length of 0.1m, its electrical length usually exhibits 0.2 meters; the aforementioned physical length is the distance in space, because the signal transmission and reflection back have gone through a round trip, so the electrical length is the distance in space multiplied by 2. Although microstrip lines and cables are identical in electrical length characteristics, there are obvious differences in their application scenarios: microstrip lines are suitable for short-distance signal transmission, while cables are more suitable for long-distance signal transmission.

[0003] However, the prior art cannot effectively combine the characteristics of microstrip lines and cables to meet the flexible delay requirements of signal transmission. The existing technical solutions usually rely on delay modules with fixed parameter configurations, which cannot dynamically adapt to different delay requirements. If the delay needs to be adjusted, a special delay module is usually externally connected, which not only increases the complexity, but also usually increases the cost, and the flexibility is low. SUMMARY

[0004] To solve the defects of the prior art, the super small step delay array system provided by the utility model mainly includes a delay input module, a switch array module, a delay transmission module and a delay output module. When in use, the switch array module can guide the signals from the outside into the microstrip line or cable with corresponding electrical length, thereby meeting the different delay output requirements of the current signals. Compared with the prior art, the utility model improves the flexibility of signal delay transmission, to some extent, widens the application range, has a relatively simple structure, and has a relatively low cost, therefore, has high practicability.

[0005] To achieve the above-mentioned purpose, the utility model provides the following technical scheme:

[0006] The super small step delay array system comprises:

[0007] The delay input module is used for guiding the signals from the outside into the super small step delay array system;

[0008] The switch array module is directly or indirectly connected with the delay input module at the receiving end, and the output end of the switch array module is connected with the delay transmission module and the delay output module, the switch array module is used for guiding the signals into the delay transmission module with corresponding electrical length or for guiding the signals directly into the delay output module, and the delay transmission module comprises:

[0009] a plurality of microstrip lines, which are directly or indirectly connected with the switch array module; and / or

[0010] a plurality of cables, which are directly or indirectly connected with the switch array module;

[0011] wherein,

[0012] The minimum step of the ultra-small step delay array system adopts 0.1 m.

[0013] Further, the electrical lengths of the delay transmission modules are arranged in a geometric progression.

[0014] Further, the switch array module comprises:

[0015] a switch;

[0016] The switch is used for leading external signals into the delay transmission module with a corresponding electrical length or directly into the delay output module.

[0017] Further, the switch is a high-isolation radio frequency switch.

[0018] Further, the ultra-small step delay array system further comprises:

[0019] an amplifier;

[0020] The amplifier is arranged between the switch array module and the delay transmission module, and is used for reducing the loss of external signals in the transmission process of the ultra-small step delay array system.

[0021] Further, the amplifier is a low-noise amplifier.

[0022] Further, the working frequency of the amplifier is an S wave band.

[0023] Further, the working bandwidth of the amplifier is 500 MHz.

[0024] Further, the input-output standing wave ratio of the delay input module is less than 1.5.

[0025] Further, the input-output standing wave ratio of the delay output module is less than 1.5.

[0026] The utility model discloses beneficial effects are:

[0027] The ultra-small step delay array system provided by the utility model is provided with a switch array module, can lead external signals into the microstrip line or cable with a corresponding electrical length, and further realizes different requirements of signal delay transmission, thereby improving the flexibility of signal delay transmission.

[0028] At the same time, the combination of microstrip lines and cables makes the utility model applicable to two application scenarios of short-distance signal delay transmission and long-distance signal delay transmission, thereby widening the application range to a certain extent. BRIEF DESCRIPTION OF DRAWINGS

[0029] Figure 1 It is the overall principle diagram of the utility model;

[0030] Figure 2 It is the principle diagram of the utility model in a specific application scenario.

[0031] Reference signs:

[0032] 1, delay input module;

[0033] 2, switch array module;

[0034] 3, delay transmission module;

[0035] 4, delay output module;

[0036] 5, amplifier. DETAILED DESCRIPTION

[0037] In order to make the purpose, technical scheme and advantages of the utility model more clear and obvious, the utility model is further described in detail below by combining with the embodiment and drawings. Herein, the illustrative embodiment of the utility model and its description are used to explain the utility model, but not as the limitation of the utility model.

[0038] Example 1

[0039] As shown in the accompanying drawings, Figure 1 and the accompanying drawings, Figure 2 The embodiment discloses a super-small step delay array system for meeting different requirements of signal delay transmission, Figure 2The lengths of the microstrip lines and the cables shown in the figure are electrical lengths. The ultra-small step delay array system mainly comprises a delay input module 1, a switch array module 2, a delay transmission module 3 and a delay output module 4. In use, an external signal is first introduced into the delay input module 1; then, according to the delay transmission requirement of the current signal, the switch array module 2 can introduce the signal into a microstrip line (not marked in the figure) or a cable (not marked in the figure) with a corresponding electrical length; in this process, the staff wants to increase the delay generated by the signal transmission; by operating the switch array module 2, the signal is introduced into a microstrip line or a cable with a corresponding electrical length again; finally, the signal is introduced into the delay output module 4, thereby achieving the purpose of different delay transmissions of the signal in this embodiment, without external connection of other delay modules, reducing the working intensity to a certain extent, improving the working efficiency, improving the flexibility of the prior art, and widening the application range.

[0040] The specific architecture of the ultra-small step delay array system is as follows: it comprises a delay input module 1, the delay input module 1 is connected with a switch array module 2, the output end of the switch array module 2 is connected with a delay transmission module 3 and a delay output module 4, the delay transmission module 3 is provided with microstrip lines, the number of which is several, the microstrip lines are directly or indirectly connected with the switch array module 2; in a specific application scenario, the delay transmission module 3 can also be provided with cables, the number of which is several, the cables are directly or indirectly connected with the switch array module 2, such a design makes this embodiment applicable to two application scenarios of short-distance signal delay transmission and long-distance signal delay transmission; the minimum step of this embodiment is 0.1 m. Compared with the prior art, the signal delay transmission flexibility is improved, the application range is widened to a certain extent, the structure is relatively simple, the cost is relatively low, and therefore, the utility model has higher practicability.

[0041] It should be noted that: when a signal transmission device (not shown in the figure) is switched to the minimum gear, the time difference of measuring the minimum step gear of an external signal is the same as the delay of the external signal through a microstrip line with an electrical length of 0.2 m, that is, the minimum step of this embodiment is 0.1 m.

[0042] In a specific application scenario, as shown in the accompanying Figure 2 The electrical lengths of the delay transmission module 3 are arranged in a geometric progression. The arrangement mode of the electrical length of a microstrip line and the electrical length of the adjacent microstrip line is a geometric progression, or the arrangement mode of the electrical length of a microstrip line and the electrical length of the adjacent cable is a geometric progression, such a design can realize step-by-step delay accumulation of the signal, optimize the signal processing process, and improve the performance and stability of this embodiment to a certain extent.

[0043] In a specific application scenario, as shown in the accompanying Figure 2As shown, a plurality of switches (not labeled in the figure) are arranged in the switch array module 2; wherein the output end of the delay input module 1 is directly or indirectly connected with the lowermost switch, the output end of the switch is connected with the microstrip line of 0.2m electric length and the adjacent switch, the receiving end of the uppermost switch is connected with the adjacent switch, and the receiving end of the uppermost switch is also directly or indirectly connected with the output end of the cable of 6.4m electric length, and the output end of the uppermost switch is connected with the delay output module 4; if the delay requirement of the current signal is 0.1m, the connection channel of the leftmost switch and the microstrip line of 0.2m electric length is turned on, the connection channel between the second switch from the bottom and the uppermost switch is directly turned on, and the signal is not allowed to enter the cable except the microstrip line of 0.2m electric length; then, the signal introduced in this embodiment moves to the delay output module 4 through the delay input module 1, the lowermost switch, the microstrip line of 0.2m electric length, the plurality of switches in the middle, and the uppermost switch; finally, the delay output module 4 outputs the signal, thereby realizing the 0.1m delay requirement of the current signal. If the delay requirement of the current signal is 3.3m, the connection channel of the lowermost switch and the microstrip line of 0.2m electric length is turned on, the connection channel between the lowermost switch and the second switch from the top is directly turned on, and the signal is not allowed to enter the cable except the microstrip line of 0.2m electric length and the cable of 6.4m electric length; then, the signal introduced in this embodiment moves to the delay output module 4 through the delay input module 1, the lowermost switch, the microstrip line of 0.2m electric length, the plurality of switches in the middle, the second switch from the top, the cable of 6.4m electric length, and the uppermost switch; finally, the delay output module 4 outputs the signal; in this process, the microstrip line of 0.2m electric length and the cable of 6.4m electric length cumulatively add up to 3.3m of delay, thereby realizing the 3.3m delay requirement of the current signal, and other delay requirements can be realized by different cumulative combination modes. Of course, the staff can add cables of other electric lengths in an equal ratio sequence on the basis of the above-mentioned design; wherein the cable is superior to the microstrip line in long-distance signal transmission, and such a design can meet more delay transmission scenarios, and the corresponding content is not described here. Figure 2

[0044] Further, the switch described in the foregoing can be a high-isolation radio frequency switch; wherein the high-isolation radio frequency switch can reduce the interference degree between adjacent switches in the switch array module 2; in addition, the high-isolation radio frequency switch has a small amount of leaked signal when transmitting a signal, thereby enhancing the stability of the transmitted signal of the embodiment to a certain extent.

[0045] ​Further, the input-output standing wave ratio of the delay input module 1 is less than 1.5, which can increase the number of signals conducted from the delay input module 1, and to some extent, enhance the stability of the transmitted signals.

[0046] Further, the input-output standing wave ratio of the delay output module 4 is less than 1.5, which can increase the number of signals conducted from the output end of the delay output module 4, and to some extent, enhance the stability of the transmitted signals.

[0047] Embodiment 2

[0048] As shown in FIG. 1 and FIG. 2, the present embodiment discloses a super-small step delay array system, which is used to reduce the loss caused by external signals in the transmission process of the aforementioned embodiment 1, and further comprises an amplifier 5. Figure 1 As shown in FIG. 1 and FIG. 2, the present embodiment discloses a super-small step delay array system, which is used to reduce the loss caused by external signals in the transmission process of the aforementioned embodiment 1, and further comprises an amplifier 5. Figure 2 As shown in FIG. 1 and FIG. 2, the present embodiment discloses a super-small step delay array system, which is used to reduce the loss caused by external signals in the transmission process of the aforementioned embodiment 1, and further comprises an amplifier 5. Figure 2 As shown in FIG. 1 and FIG. 2, the present embodiment discloses a super-small step delay array system, which is used to reduce the loss caused by external signals in the transmission process of the aforementioned embodiment 1, and further comprises an amplifier 5.

[0049] Further, the amplifier 5 can be a low-noise amplifier, which can output after compensating the loss of the microstrip line or the cable, and the gain is 0 dB; and in any combination of the microstrip line or the cable, the total gain is also 0 dB; for example, a low-noise amplifier is arranged between the east and the west, A shouts at B in the west with a sound of 30 decibels, and the 30 decibel sound is transmitted to the position of B through the low-noise amplifier, and the sound received by B is still 30 decibels, and the decibel amount neither increases nor decreases, and the sound is clear, that is, the loss caused by the present embodiment in the transmission process of the signal is small.

[0050] Further, the working frequency of the amplifier 5 can be S-band, which can realize high gain, low noise, high efficiency and high stability of signal amplification, and to some extent, improve the reliability and quality of signal transmission.

[0051] Further, the working bandwidth of the amplifier 5 can be 500MHz, which can ensure that the signal responds quickly in a wide frequency range, reduces signal distortion, and improves the accuracy and stability of signal transmission to a certain extent.

[0052] The embodiment considers a case, and the specific scheme is as follows: in addition to the delay transmission module 3 causing delay, there is additional delay on the circuit and switch in the embodiment; the staff can make 0.1m precision adjustment on the cable in the delay transmission module 3 according to the measurement result of the actual delay transmission, because the cable length in the embodiment is accurate to 0.1m, and the design further improves the accuracy of signal delay transmission in the embodiment.

[0053] The above merely describes optional embodiments of the utility model and is not used to limit the utility model. For those skilled in the art, the utility model embodiments can have various changes and changes. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the utility model shall be included in the protection scope of the utility model.

Claims

1. A system of ultra-small step delay lines, characterized in that, The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system.

2. The ultra-small step delay line array system of claim 1, wherein, The application relates to a super-small step delay array system.

3. The ultra-small step delay line array system of claim 1, wherein, The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system.

4. The ultra-small step delay line array system of claim 3, wherein, The application relates to a super-small step delay array system.

5. The ultra-small step delay line array system according to any one of claims 1-4, wherein, The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system.

6. The ultra-small step delay line array system of claim 5, wherein, The application relates to a super-small step delay array system.

7. The ultra-small step delay line array system of claim 5, wherein, The application relates to a super-small step delay array system.

8. The ultra-small step delay line array system of claim 6 or claim 7, wherein, The application relates to a super-small step delay array system.

9. The ultra-small step delay line array system of claim 1, wherein, The application relates to a super-small step delay array system.

10. The ultra-small step delay line array system of claim 1 or claim 9, wherein, The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step delay array system. The application relates to a super-small step

Images