Image forming apparatus, sheet processing unit, power sharing device

By connecting power supply lines in series and using delayed transmission circuits, the image forming apparatus reduces peak inrush currents, enhancing fuse longevity and accommodating sub-unit flexibility.

JP2025124122APending Publication Date: 2025-08-26KYOCERA DOCUMENT SOLUTIONS INC
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
JP2024019959
Authority / Receiving Office
JP · JP
Patent Type
Applications
Current Assignee / Owner
Filing Date
2024-02-14
Publication Date
2025-08-26

AI Technical Summary

Technical Problem

The simultaneous startup of multiple sub-units in an image forming apparatus leads to high inrush currents, which can reduce the lifespan of the fuse in the main unit, and providing peak reduction circuits for all sub-units results in unnecessary circuitry.

Method used

The main and sub-unit power supply lines are connected in series, with intermediate units incorporating a post-stage transmission circuit that delays power transmission after a predetermined time, reducing the peak inrush current by staggered startup timings.

Benefits of technology

This configuration efficiently reduces the peak inrush current without unnecessary circuitry, extending the fuse life and allowing for flexible sub-unit additions without additional components.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 2025124122000001_ABST
    Figure 2025124122000001_ABST
Patent Text Reader

Abstract

To realize, without waste, a circuit that reduces the peak value of an inrush current flowing from a main unit to a plurality of sub-units.SOLUTION: Each of a plurality of sub-units 2 comprises a unit power supply line 210 and a unit power supply 211. The unit power supply 211 includes a voltage stabilizing capacitor 211b and generates a predetermined voltage by using power supplied to the unit power supply line 210. A main power supply line 110 and the unit power supply lines 210 of the plurality of sub-units 2 are electrically connected in series. One or more intermediate units 2a excluding terminal units each comprise a post-stage transmission circuit 212. After a transmission delay time elapses from a sub-power supply start time point of when power supply to a primary side part 210a of the unit power supply line 210 starts, the post-stage transmission circuit 212 transmits, to a secondary side part 210b, the power supplied to the primary side part 210a.SELECTED DRAWING: Figure 2
Need to check novelty before this filing date? Find Prior Art

Description

[Technical Field]

[0001] The present invention relates to an image forming apparatus and a power sharing device including a main unit and a plurality of sub-units, and a sheet processing unit which is one of the plurality of sub-units. [Background technology]

[0002] The image forming apparatus may include a main unit having a printing device and a plurality of sub-units for processing the sheets conveyed from the main unit, where the main unit functions independently and each of the plurality of sub-units is an optional sheet processing unit.

[0003] The plurality of sub-units are supplied with power from the main unit, and the image forming apparatus is an example of a power sharing apparatus including the main unit and the plurality of sub-units.

[0004] For example, the plurality of subunits may include a unit that performs sheet processing such as punching or folding on the sheet, or a unit that discharges the sheet onto one or more discharge trays.

[0005] It is also known that a circuit that controls the startup of a device starts up a plurality of regulators at different timings (see, for example, Patent Document 1). [Prior art documents] [Patent documents]

[0006] [Patent Document 1] Japanese Patent Application Laid-Open No. 2005-65438 Summary of the Invention [Problem to be solved by the invention]

[0007] Each of the sub-units may include a unit power supply that generates a required voltage within the unit using power supplied from the main unit. Generally, the unit power supply has a capacitor for voltage stabilization.

[0008] When the multiple sub-units are started simultaneously, an inrush current flows from the main unit to the capacitors of the multiple sub-units. The peak value of this inrush current affects the life of the fuse in the main unit. Therefore, it is desirable to reduce the peak value of the inrush current.

[0009] On the other hand, in the image forming apparatus, each of the plurality of sub-units is optional, and therefore, if the main unit is provided with inrush current peak reduction circuits corresponding to all of the sub-unit candidates, unnecessary circuits may be generated.

[0010] An object of the present invention is to provide an image forming apparatus, a sheet processing unit, and a power sharing device that can efficiently realize a circuit that reduces the peak value of inrush current flowing from a main unit to a plurality of sub-units. [Means for solving the problem]

[0011] According to one aspect of the present invention, an image forming apparatus includes a main unit and a plurality of subunits. The main unit includes a printing device that forms an image on a sheet, a main power supply line that transmits power to other units, and a fuse provided in the main power supply line. The plurality of subunits receive power from the main power supply line and process the sheets conveyed from the main unit. Each of the plurality of subunits includes a unit power supply line and a unit power supply. The unit power supply transmits power supplied from the main power supply line. The unit power supply has a capacitor for voltage stabilization and generates a predetermined voltage using the power supplied to the unit power supply line. The main power supply line and the unit power supplies of the plurality of subunits are electrically connected in series. One or more intermediate units among the plurality of subunits, excluding a terminal unit disposed at the terminal end of the main unit, include a post-stage transmission circuit. The post-stage transmission circuit transmits the power supplied to the primary side portion of the unit power supply line to the secondary side portion of the unit power supply line after a predetermined transmission delay time has elapsed from the sub-power supply start point when power supply to the primary side portion of the unit power supply line is started.

[0012] According to another aspect of the present invention, there is provided a sheet processing unit for processing the sheet conveyed from the main unit, the sheet processing unit including the unit power supply line, the unit power supply, and the post-stage transmission circuit.

[0013] According to another aspect of the present invention, a power sharing device includes a main unit having the main power supply line and the fuse, and a plurality of subunits supplied with power from the main power supply line. Each of the plurality of subunits includes the unit power supply line and the unit power supply. The main power supply line and the unit power supply lines of the plurality of subunits are electrically connected in series. One or more intermediate units among the plurality of subunits, excluding a terminal unit disposed at a terminal end relative to the main unit, include the post-stage transmission circuit. [Effects of the Invention]

[0014] According to the present invention, it is possible to provide an image forming apparatus, a sheet processing unit, and a power sharing device that can efficiently realize a circuit that reduces the peak value of the inrush current flowing from the main unit to multiple sub-units. [Brief explanation of the drawings]

[0015] [Figure 1] FIG. 1 is a schematic diagram of an image forming apparatus according to the first embodiment. [Figure 2] FIG. 2 is a configuration diagram of the main power supply unit and the sub-power supply unit of the interposition unit in the image forming apparatus according to the first embodiment. [Figure 3] FIG. 3 is a configuration diagram of the sub-power supply unit of the intermediate unit and the sub-power supply unit of the terminal unit in the image forming apparatus according to the first embodiment. [Figure 4] FIG. 4 is a configuration diagram of a main power supply unit and a sub-power supply unit of an interposition unit in an image forming apparatus according to the second embodiment. [Figure 5] FIG. 5 is a configuration diagram of the sub-power supply unit of the intermediate unit and the sub-power supply unit of the terminal unit in the image forming apparatus according to the second embodiment. [Figure 6] FIG. 6 is a configuration diagram of a main power supply unit and a sub-power supply unit of an interposition unit in an image forming apparatus according to the third embodiment. [Figure 7] FIG. 7 is a configuration diagram of the sub-power supply unit of the intermediate unit and the sub-power supply unit of the terminal unit in the image forming apparatus according to the third embodiment. [Figure 8] FIG. 8 is a configuration diagram of a main power supply unit and a sub-power supply unit of an interposition unit in an image forming apparatus according to a fourth embodiment. [Figure 9] FIG. 9 is a configuration diagram of the sub-power supply unit of the intermediate unit and the sub-power supply unit of the terminal unit in the image forming apparatus according to the fourth embodiment. DETAILED DESCRIPTION OF THE INVENTION

[0016] Hereinafter, an embodiment of the present invention will be described with reference to the drawings. Note that the following embodiment is an example of the present invention, and does not limit the technical scope of the present invention.

[0017] [First embodiment] An image forming apparatus 10 according to the first embodiment includes a main unit 1 and a plurality of sub-units 2 arranged beside the main unit 1 (see FIG. 1).

[0018] The main unit 1 includes a main power supply unit 11 and a printing device 12 that receives power from the main power supply unit 11 .

[0019] The main unit 1 further includes a sheet storage section 12x and a sheet discharge path 12y. The printing device 12 feeds the sheet 9 from the sheet storage section 12x, and forms an image on the sheet 9 while further transporting the sheet 9.

[0020] For example, the printing device 12 forms an image on the sheet 9 by electrophotography or inkjet printing. The sheet 9 is an image forming medium such as paper or a resin sheet.

[0021] Furthermore, the printing device 12 conveys the sheet 9 on which the image has been formed toward one of the plurality of subunits 2 through a sheet conveyance path 12y.

[0022] The main power supply 11 supplies power to the printing device 12 and other devices included in the main unit 1. The main power supply 11 also supplies power to the multiple sub-units 2.

[0023] The main power supply unit 11 includes a main power supply 111 and a fuse 112 (see FIG. 2). The main power supply 111 generates a reference voltage common to the main unit 1 and the plurality of sub-units 2.

[0024] The main power supply 111 supplies the reference voltage via a fuse 112 to the auxiliary power supply and various loads provided in the main unit 1 and to the plurality of sub-units 2 .

[0025] Each of the plurality of sub-units 2 includes a sub-power supply unit 21 and a sheet processing mechanism 22. That is, the image forming apparatus 10 includes a plurality of sub-power supply units 21 and a plurality of sheet processing mechanisms 22 corresponding to the plurality of sub-units 2, respectively.

[0026] Sub-power supply unit 21 uses the reference voltage as a power source to generate a predetermined voltage required by its own unit, and supplies the generated voltage to the device provided in its own unit.

[0027] The image forming apparatus 10 is an example of a power sharing apparatus in which power supplied from a main power supply unit 11 is shared by a main unit 1 and a plurality of sub-units 2.

[0028] Each of the plurality of subunits 2 further includes a sheet carry-in path 22x and a sheet processing mechanism 22. Each of the plurality of subunits 2 receives a sheet 9 from the main unit 1 or another subunit 2 arranged in the preceding stage through the sheet carry-in path 22x.

[0029] The sheet processing mechanism 22 processes the sheet 9 after image formation that is conveyed from the main unit 1. For example, the sheet processing mechanism 22 is a relay conveyance mechanism, a sheet processing mechanism, a sheet discharge mechanism, or the like.

[0030] The relay conveyance mechanism relays the conveyance of the sheet 9. The sheet processing mechanism performs sheet processing such as punching or folding on the sheet 9. The sheet discharge mechanism discharges the sheet 9 onto one or more discharge trays 22z.

[0031] As described above, each of the sub-units 2 receives power from the main unit 1 and processes the sheet 9 conveyed from the main unit 1. Each of the sub-units 2 is an example of a sheet processing unit.

[0032] The multiple subunits 2 include a terminal unit 2b disposed at the terminal end of the main unit 1, and one or more other intervening units 2a. That is, the one or more intervening units 2a are disposed between the main unit 1 and the terminal unit 2b.

[0033] In the following description, the sheet processing mechanism 22 of the intermediate unit 2a is referred to as a first sheet processing mechanism 22a, and the sheet processing mechanism 22 of the end unit 2b is referred to as a second sheet processing mechanism 22b.

[0034] In this embodiment, the first sheet processing mechanism 22a is the relay conveyance mechanism or the sheet processing mechanism, and the second sheet processing mechanism 22b is the sheet discharge mechanism having one or more discharge trays 22z. The end unit 2b is a sheet discharge unit that discharges the sheet 9, which has been conveyed after passing through the intermediate unit 2a, onto the discharge tray 22z.

[0035] The interposition unit 2a has a sheet discharge path 22y. The second sheet processing mechanism 22b discharges the processed sheet 9 through the sheet discharge path 22y toward another sub-unit 2 at the subsequent stage.

[0036] In each sub-unit 2, sub-power supply unit 21 includes unit power supply 211 that generates the voltage required within the unit using power supplied from main power supply unit 11 of main unit 1 (see FIGS. 2 and 3). Unit power supply 211 includes capacitor 211b for voltage stabilization (see FIGS. 2 and 3). Details of unit power supply 211 will be described later.

[0037] When multiple sub-units 2 are activated simultaneously, an inrush current flows from main power supply 11 to capacitors 211b of the multiple sub-units 2. The peak value of this inrush current affects the life of fuse 112 in main power supply 11. Therefore, it is desirable to reduce the peak value of the inrush current.

[0038] On the other hand, in the image forming apparatus 10, each of the multiple subunits 2 is optional. Therefore, if inrush current peak reduction circuits corresponding to all of the subunit 2 candidates are provided in the main power supply unit 11, unnecessary circuits may be generated.

[0039] In image forming apparatus 10, main power supply unit 11 and sub-power supply units 21 of the plurality of sub-units 2 are configured to efficiently implement a circuit that reduces the peak value of the inrush current flowing from main power supply unit 11 to the plurality of sub-units 2. The configuration will be described below.

[0040] The main power supply unit 11 includes a main power supply line 110 that transmits power to be supplied to other units (see FIG. 2). The fuse 112 is provided on the main power supply line 110.

[0041] Each sub-power feeding unit 21 includes a unit power feeding line 210 and a unit power supply 211 (see FIGS. 2 and 3). The unit power feeding line 210 transmits power supplied from the main power feeding line 110. In this embodiment, the reference voltage generated by the main power supply 111 is transmitted to the unit power feeding line 210 via the main power feeding line 110.

[0042] The unit power supply 211 generates a predetermined voltage using the power supplied to the unit power supply line 210. The generated predetermined voltage is supplied to various loads provided in the unit. The loads include electrical devices provided in the sheet processing mechanism 22.

[0043] The unit power supply 211 includes a regulator 211a and a voltage stabilizing capacitor 211b. In this embodiment, the capacitor 211b is connected to a voltage input line to the regulator 211a and to the ground.

[0044] The regulator 211a converts the reference voltage into a predetermined required voltage. The regulator 211a may be replaced with another constant voltage circuit.

[0045] The main feed line 110 of the main feed unit 11 and the unit feed lines 210 of the sub feed units 21 are electrically connected in series.

[0046] In the following description, the sub-power feeding section 21 of the intermediate unit 2a is referred to as the first sub-power feeding section 21a, and the sub-power feeding section 21 of the terminal unit 2b is referred to as the second sub-power feeding section 21b (see FIGS. 2 and 3).

[0047] The first sub-power feeding section 21a further includes a post-transmission circuit 212 (see FIGS. 2 and 3). In this embodiment, the second sub-power feeding section 21b does not include the post-transmission circuit 212.

[0048] The post-stage transmission circuit 212 is provided between the primary side portion 210a and the secondary side portion 210b of the unit power supply line 210. In the following description, the point in time when power supply to the primary side portion 210a of the unit power supply line 210 starts is referred to as the sub-power supply start point.

[0049] The post-stage transmission circuit 212 transmits the power supplied to the primary side part 210a of the unit power supply line 210 to the secondary side part 210b of the unit power supply line 210 after a predetermined transmission delay time has elapsed since the start of the sub-power supply.

[0050] The post-stage transmission circuit 212 includes a delayed signal output circuit 212a and a FET (Field Effect Transistor) 212b.

[0051] The delay signal output circuit 212a is supplied with power through the primary side portion 210a of the unit power supply line 210. The delay signal output circuit 212a outputs an operation signal to the FET (212b) after the transmission delay time has elapsed from the start of the sub-power supply. For example, the delay signal output circuit 212a includes an RC filter circuit.

[0052] When the actuation signal is not output, the FET (212b) electrically disconnects the primary side portion 210a and the secondary side portion 210b of the unit power supply line 210. On the other hand, when the actuation signal is output, the FET (212b) transmits power from the primary side portion 210a of the unit power supply line 210 to the secondary side portion 210b.

[0053] The FET (212b) is an example of a switch circuit that switches between electrical connection and electrical disconnection between the primary side part 210a and the secondary side part 210b depending on whether the actuation signal is present or absent. Note that other switch circuits may be used instead of the FET (212b).

[0054] By employing the image forming apparatus 10, the start-up timing of the plurality of sub-units 2 is shifted, and therefore the peak value of the inrush current flowing from the main unit 1 to the plurality of sub-units 2 is reduced.

[0055] Furthermore, when the number of sub-units 2 connected to the main unit 1 is small, the main unit 1 does not need to be equipped with unnecessary circuits. Furthermore, when a sub-unit 2 is added, there is no need to add optional parts to the main unit 1.

[0056] [Second embodiment] Next, an image forming apparatus 10A according to a second embodiment will be described with reference to Figures 4 and 5. The image forming apparatus 10A is a modified example of the image forming apparatus 10.

[0057] 4 and 5, the same reference numerals are used to designate components that are common to the components shown in Figures 1 to 3. Below, the configuration of image forming apparatus 10A that differs from image forming apparatus 10 will be described.

[0058] The main power supply unit 11 of the image forming apparatus 10A has a configuration in which an auxiliary power supply 113 is added to the main power supply unit 11 of the image forming apparatus 10 (see FIG. 4). The auxiliary power supply 113 has a regulator 113a and a capacitor 113b for voltage stabilization.

[0059] In this embodiment, capacitor 113b is connected to the voltage input line to regulator 113a and to ground.

[0060] The regulator 113a generates a predetermined voltage using the power supplied to the main power supply line 110. In this embodiment, the regulator 113a converts the reference voltage into a predetermined required voltage.

[0061] The output voltage of the auxiliary power supply 113 is supplied to various loads included in the main unit 1. The regulator 113a may be replaced with another constant voltage circuit.

[0062] In one or more interposition units 2a of image forming device 10A, first sub-power feeding section 21a has a configuration in which an internal transmission circuit 213 is added to first sub-power feeding section 21a of image forming device 10. Furthermore, first sub-power feeding section 21a of image forming device 10A includes a post-stage transmission circuit 212x instead of post-stage transmission circuit 212.

[0063] The internal transmission circuit 213 includes a first delay signal output circuit 213a and a first FET (213b) (see FIGS. 4 and 5). After a first time has elapsed from the start of the sub-power supply, the internal transmission circuit 213 transmits the power supplied to the primary side part 210a of the unit power supply line 210 to the secondary side part 210b of the unit power supply line 210.

[0064] The first delay signal output circuit 213a is supplied with power through the primary side portion 210a of the unit power supply line 210. The first delay signal output circuit 213a outputs a first actuation signal to the first FET (213b) after a first time has elapsed from the start of the sub-power supply.

[0065] When the first actuation signal is not output, the first FET (213b) electrically disconnects the primary side portion 210a of the unit power supply line 210 from the power input line 2110 of the unit power supply 211. On the other hand, when the first actuation signal is output, the first FET (213b) transmits power from the primary side portion 210a of the unit power supply line 210 to the power input line 2110.

[0066] The post-stage transmission circuit 212x includes a second delayed signal output circuit 212c and a second FET (212d) (see FIGS. 4 and 5).

[0067] The second delay signal output circuit 212c is supplied with power through the power input line 2110. The second delay signal output circuit 212c outputs a second actuation signal after a second time has elapsed since the power supply to the power input line 2110 started.

[0068] When the second actuation signal is not output, the second FET (212d) electrically disconnects the primary side portion 210a and the secondary side portion 210b of the unit power supply line 210. On the other hand, when the second actuation signal is output, the second FET (212d) transmits power from the primary side portion 210a of the unit power supply line 210 to the secondary side portion 210b.

[0069] Each of the first FET (213b) and the second FET (212d) is an example of a switch circuit that switches between electrically connecting and electrically disconnecting the input line and the output line depending on the presence or absence of an activation signal. Note that other switch circuits may be used instead of each of the first FET (213b) and the second FET (212d).

[0070] Here, the time obtained by adding the first time and the second time is referred to as a total time. In this embodiment, the post-stage transmission circuit 212x transmits the power supplied to the primary side part 210a of the unit power supply line 210 to the secondary side part 210b of the unit power supply line 210 after the total time has elapsed from the start of the sub-power supply.

[0071] The total time corresponds to the transmission delay time in the post-stage transmission circuit 212 of the image forming apparatus 10. The first time and the second time are each shorter than the total time. The first time is an example of a startup delay time.

[0072] For example, the first time and the second time are the same. In this case, the post-stage transmission circuit 212x and the internal transmission circuit 213 can be configured with the same circuit. As a result, costs can be reduced by sharing parts.

[0073] When the image forming apparatus 10A is employed, the same effects as when the image forming apparatus 10 is employed can be obtained.

[0074] Furthermore, in image forming apparatus 10A, the timing at which an inrush current flows through capacitor 113b of main unit 1 differs from the timing at which an inrush current flows through capacitor 211b of each sub-unit 2. This reduces the peak value of the inrush current.

[0075] [Third embodiment] Next, an image forming apparatus 10B according to a third embodiment will be described with reference to Figures 6 and 7. The image forming apparatus 10B is a modified example of the image forming apparatus 10A.

[0076] 6 and 7, the same reference numerals are used to designate components that are common to those shown in Figures 1 to 5. The following describes the configuration of image forming apparatus 10B that differs from image forming apparatus 10A.

[0077] In one or more interposition units 2a of image forming apparatus 10B, first sub-power supply section 21a has a configuration in which second delayed signal output circuit 212c of first sub-power supply section 21a in image forming apparatus 10A is replaced with second delayed signal output circuit 212e. In image forming apparatus 10B, second FET (212d) and second delayed signal output circuit 212e form post-stage transmission circuit 212y.

[0078] The second delay signal output circuit 212e is supplied with power through the primary side portion 210a of the unit power supply line 210. The second delay signal output circuit 212e outputs the second actuation signal to the second FET (212d) after the transmission delay time has elapsed from the start of the sub-power supply.

[0079] The second FET (212d) of the image forming apparatus 10B operates based on the second actuation signal, similar to the second FET (212d) of the image forming apparatus 10A.

[0080] In this embodiment, the first time, which is the delay time of the first delayed signal output circuit 213a in the internal transmission circuit 213, is shorter than the transmission delay time. For example, the transmission delay time may be twice the first time.

[0081] When image forming apparatus 10B is employed, the same effects as when image forming apparatus 10A is employed can be obtained.

[0082] [Fourth embodiment] Next, an image forming apparatus 10C according to a fourth embodiment will be described with reference to Figures 8 and 9. The image forming apparatus 10C is a modified example of the image forming apparatus 10.

[0083] 8 and 9, the same reference numerals are used to designate components that are common to those shown in FIGS.

[0084] The first sub-power supply section 21a and the second sub-power supply section 21b of the image forming apparatus 10C have the same configuration as the first sub-power supply section 21a and the second sub-power supply section 21b of the image forming apparatus 10 (see FIGS. 3 and 9). The following describes the configuration of the image forming apparatus 10C that differs from that of the image forming apparatus 10.

[0085] The main power supply unit 11 of the image forming apparatus 10C has a configuration in which an auxiliary power supply 113 and a main transmission circuit 114 are added to the main power supply unit 11 of the image forming apparatus 10 (see FIG. 8). The auxiliary power supply 113 is the same as the auxiliary power supply 113 of the image forming apparatus 10A (see FIG. 4).

[0086] The main transmission circuit 114 is provided between the primary side portion 110a and the secondary side portion 110b of the main power feed line 110. In the following description, the point in time when power supply to the primary side portion 110a of the main power feed line 110 starts is referred to as the main power feed start point.

[0087] The main transmission circuit 114 transmits the power supplied to the primary side part 110a of the main power supply line 110 to the secondary side part 110b of the main power supply line 110 after a predetermined power supply delay time has elapsed from the start of the main power supply (see FIG. 8).

[0088] In this embodiment, the main transmission circuit 114 includes a delayed signal output circuit 114a and an FET (114b).

[0089] The delay signal output circuit 114a is supplied with power through the primary side portion 110a of the main power supply line 110. The delay signal output circuit 114a outputs a main operating signal to the FET (114b) after the power supply delay time has elapsed from the start of the main power supply. For example, the delay signal output circuit 114a includes an RC filter circuit.

[0090] When the main operating signal is not output, the FET (114b) electrically disconnects the primary side portion 110a and the secondary side portion 110b of the main power supply line 110. On the other hand, when the main operating signal is output, the FET (114b) transmits power from the primary side portion 110a of the main power supply line 110 to the secondary side portion 110b.

[0091] The FET (141b) is an example of a switch circuit that switches between electrical connection and electrical disconnection between the primary side part 110a and the secondary side part 110b depending on whether the main operating signal is present or absent. Note that other switch circuits may be used instead of the FET (141b).

[0092] By employing image forming apparatus 10C, the timing of startup of main unit 1 and the plurality of sub-units 2 is shifted. Therefore, the peak value of the inrush current flowing from main unit 1 to the plurality of sub-units 2 is reduced.

[0093] In each of the image forming apparatuses 10, 10A, 10B, and 10C described above, the terminal unit 2b may include the post-stage transmission circuits 212, 212x, and 212y or the internal transmission circuit 213 in the intermediate unit 2a.

[0094] [Notes on the Invention] The following is a summary of the invention extracted from the above-described embodiment. Note that the configurations and processing functions described in the following supplementary notes can be selected and combined as desired.

[0095] <Appendix 1> a main unit having a printing device for forming an image on a sheet, a main power supply line for transmitting power to be supplied to other units, and a fuse provided in the main power supply line; a plurality of sub-units each receiving power from the main power supply line and processing the sheet conveyed from the main unit, Each of the plurality of subunits comprises: a unit power supply line that transmits power supplied from the main power supply line; a unit power supply having a capacitor for voltage stabilization and generating a predetermined voltage using power supplied to the unit power supply line; the main power supply line and the unit power supply lines of the plurality of sub-units are electrically connected in series; Among the plurality of subunits, one or more intervening units excluding a terminal unit disposed at a terminal end relative to the main unit are an image forming apparatus comprising a subsequent transmission circuit that transmits power supplied to the primary side portion of the unit power supply line to the secondary side portion of the unit power supply line after a predetermined transmission delay time has elapsed from a sub-power supply start point at which power supply to the primary side portion of the unit power supply line has started.

[0096] <Appendix 2> The intervening unit is the image forming apparatus according to claim 1, further comprising an internal transmission circuit that transmits the power supplied to the primary side portion of the unit power supply line to a power input line of the unit power supply after a start-up delay time that is shorter than the transmission delay time has elapsed from the start point of the sub-power supply.

[0097] <Appendix 3> The internal transmission circuit a first delay signal output circuit that is supplied with power through the primary side portion of the unit power supply line and outputs a first operation signal after the start delay time has elapsed from the start point of the sub power supply; a first switch circuit that electrically disconnects the primary side portion of the unit power supply line from the power input line when the first actuation signal is not output, and transmits power from the primary side portion of the unit power supply line to the power input line when the first actuation signal is output, The post-stage transmission circuit is a second delay signal output circuit that is supplied with power through the power input line and that outputs a second actuation signal after a predetermined time has elapsed since the start of power supply to the power input line; and a second switch circuit that electrically disconnects the primary side portion and the secondary side portion of the unit power supply line when the second actuation signal is not output, and transmits power from the primary side portion of the unit power supply line to the secondary side portion when the second actuation signal is output.

[0098] <Appendix 4> The internal transmission circuit a first delay signal output circuit that is supplied with power through the primary side portion of the unit power supply line and outputs a first operation signal after the start delay time has elapsed from the start point of the sub power supply; a first switch circuit that electrically disconnects the primary side portion of the unit power supply line from the power input line when the first actuation signal is not output, and transmits power from the primary side portion of the unit power supply line to the power input line when the first actuation signal is output, The post-stage transmission circuit is a second delay signal output circuit that is supplied with power through the primary side portion of the unit power supply line and outputs a second operation signal after the transmission delay time has elapsed from the start point of the sub-power supply; and a second switch circuit that electrically disconnects the primary side portion and the secondary side portion of the unit power supply line when the second actuation signal is not output, and transmits power from the primary side portion of the unit power supply line to the secondary side portion when the second actuation signal is output.

[0099] <Appendix 5> The main unit comprises: the image forming apparatus according to claim 1, further comprising a main transmission circuit that transmits the power supplied to the primary side portion of the main power feed line to the secondary side portion of the main power feed line after a predetermined power feed delay time has elapsed from a main power feed start time point at which power supply to the primary side portion of the main power feed line is started.

[0100] <Appendix 6> The main unit comprises: The image forming apparatus according to any one of Supplementary Note 2 to Supplementary Note 5, further comprising an auxiliary power supply having a capacitor for voltage stabilization and generating a predetermined voltage using power supplied to the main power supply line.

[0101] <Appendix 7> An image forming apparatus according to any one of appendices 1 to 6, wherein the terminal unit is a sheet discharge unit having one or more discharge trays and discharging the sheet that is conveyed after passing through the intermediate unit to the discharge tray.

[0102] <Appendix 8> A sheet processing unit that receives power from a main unit having a printing device that forms an image on a sheet, and processes the sheet conveyed from the main unit, a unit power supply line for transmitting power supplied from the main unit; a unit power supply having a capacitor for voltage stabilization and generating a predetermined voltage using power supplied to the unit power supply line; a subsequent transmission circuit that transmits the power supplied to the primary side portion of the unit power supply line to the secondary side portion of the unit power supply line after a predetermined transmission delay time has elapsed from the sub-power supply start point when power supply to the primary side portion of the unit power supply line is started.

[0103] <Appendix 9> a main unit having a main power supply line for transmitting power to be supplied to other units and a fuse provided in the main power supply line; a plurality of sub-units supplied with power from the main power supply line; Each of the plurality of subunits comprises: a unit power supply line that transmits power supplied from the main power supply line; a unit power supply having a capacitor for voltage stabilization and generating a predetermined voltage using power supplied to the unit power supply line; the main power supply line and the unit power supply lines of the plurality of sub-units are electrically connected in series; Among the plurality of subunits, one or more intervening units excluding a terminal unit disposed at a terminal end relative to the main unit are a post-stage transmission circuit that transmits power supplied to the primary side portion of the unit power supply line to the secondary side portion of the unit power supply line after a predetermined transmission delay time has elapsed from a sub-power supply start point at which power supply to the primary side portion of the unit power supply line is started. [Explanation of symbols]

[0104] 1: Main unit 2: Subunit 2a: Intervening unit 2b: Terminal unit 10,10A,10B,10C: Image forming device 11: Main power supply 21: Sub-power supply unit 22: Sheet processing mechanism 22z: Output tray 110: Main power supply line 111: Main power supply 112: Fuse 113: Auxiliary power supply 113a: Regulator 113b: Capacitor 114: Main transmission circuit 114a: Delay signal output circuit 210: Unit power supply line 211: Unit power supply 211a: Regulator 211b: Capacitor 212: Post-stage transmission circuit 212a: Delay signal output circuit 212c: Second delay signal output circuit 212e: Second delay signal output circuit 212x: Post-stage transmission circuit 213: Internal transmission circuit 213a: First delay signal output circuit 2110: Power input line

Claims

1. a main unit having a printing device for forming an image on a sheet, a main power supply line for transmitting power to be supplied to other units, and a fuse provided in the main power supply line; a plurality of sub-units each receiving power from the main power supply line and processing the sheet conveyed from the main unit, Each of the plurality of subunits comprises: a unit power supply line that transmits power supplied from the main power supply line; a unit power supply having a capacitor for voltage stabilization and generating a predetermined voltage using power supplied to the unit power supply line; the main power supply line and the unit power supply lines of the plurality of sub-units are electrically connected in series; Among the plurality of subunits, one or more intervening units excluding a terminal unit arranged at a terminal end relative to the main unit are an image forming apparatus comprising a subsequent transmission circuit that transmits power supplied to the primary side portion of the unit power supply line to the secondary side portion of the unit power supply line after a predetermined transmission delay time has elapsed from a sub-power supply start point at which power supply to the primary side portion of the unit power supply line has started.

2. The intervening unit is 2. The image forming apparatus according to claim 1, further comprising an internal transmission circuit that transmits the power supplied to the primary side portion of the unit power supply line to a power input line of the unit power supply after a start-up delay time that is shorter than the transmission delay time has elapsed from the start point of the sub-power supply.

3. The internal transmission circuit a first delay signal output circuit that is supplied with power through the primary side portion of the unit power supply line and outputs a first operation signal after the start delay time has elapsed from the start point of the sub power supply; a first switch circuit that electrically disconnects the primary side portion of the unit power supply line from the power input line when the first actuation signal is not output, and transmits power from the primary side portion of the unit power supply line to the power input line when the first actuation signal is output, The post-stage transmission circuit is a second delay signal output circuit that is supplied with power through the power input line and outputs a second actuation signal after a predetermined time has elapsed since the start of power supply to the power input line; 3. The image forming apparatus according to claim 2, further comprising: a second switch circuit that electrically disconnects the primary side portion and the secondary side portion of the unit power supply line when the second actuation signal is not output, and transmits power from the primary side portion of the unit power supply line to the secondary side portion when the second actuation signal is output.

4. The internal transmission circuit a first delay signal output circuit that is supplied with power through the primary side portion of the unit power supply line and outputs a first operation signal after the start delay time has elapsed from the start point of the sub power supply; a first switch circuit that electrically disconnects the primary side portion of the unit power supply line from the power input line when the first actuation signal is not output, and transmits power from the primary side portion of the unit power supply line to the power input line when the first actuation signal is output, The post-stage transmission circuit is a second delay signal output circuit that is supplied with power through the primary side portion of the unit power supply line and outputs a second operation signal after the transmission delay time has elapsed from the start point of the sub-power supply; 3. The image forming apparatus according to claim 2, further comprising: a second switch circuit that electrically disconnects the primary side portion and the secondary side portion of the unit power supply line when the second actuation signal is not output, and transmits power from the primary side portion of the unit power supply line to the secondary side portion when the second actuation signal is output.

5. The main unit comprises:

2. The image forming apparatus according to claim 1, further comprising: a main transmission circuit that transmits the power supplied to the primary side portion of the main power supply line to the secondary side portion of the main power supply line after a predetermined power supply delay time has elapsed from a main power supply start time point at which power supply to the primary side portion of the main power supply line is started.

6. The main unit comprises:

6. The image forming apparatus according to claim 2, further comprising an auxiliary power supply having a capacitor for stabilizing voltage and generating a predetermined voltage using power supplied to the main power supply line.

7. 6. The image forming apparatus according to claim 1, wherein the terminal unit is a sheet discharge unit having one or more discharge trays and discharging the sheet that is transported after passing through the intermediate unit to the discharge tray.

8. A sheet processing unit that receives power from a main unit having a printing device that forms an image on a sheet, and processes the sheet that is conveyed from the main unit, a unit power supply line for transmitting power supplied from the main unit; a unit power supply having a capacitor for voltage stabilization and generating a predetermined voltage using power supplied to the unit power supply line; a subsequent transmission circuit that transmits the power supplied to the primary side portion of the unit power supply line to the secondary side portion of the unit power supply line after a predetermined transmission delay time has elapsed from the sub-power supply start point when power supply to the primary side portion of the unit power supply line is started.

9. a main unit having a main power supply line for transmitting power to be supplied to other units and a fuse provided in the main power supply line; a plurality of sub-units supplied with power from the main power supply line; Each of the plurality of subunits comprises: a unit power supply line that transmits power supplied from the main power supply line; a unit power supply having a capacitor for voltage stabilization and generating a predetermined voltage using power supplied to the unit power supply line; the main power supply line and the unit power supply lines of the plurality of sub-units are electrically connected in series; Among the plurality of subunits, one or more intervening units excluding a terminal unit arranged at a terminal end relative to the main unit are a power sharing device comprising a post-stage transmission circuit that transmits power supplied to the primary side portion of the unit power supply line to the secondary side portion of the unit power supply line after a predetermined transmission delay time has elapsed from a sub-power supply start point at which power supply to the primary side portion of the unit power supply line is started.

Citation Information

Patent Citations

  • Activation control circuit for multi-output power supply device

    JP2005065438A