Apparatus and method for testing a semiconductor package

TW202630015APending Publication Date: 2026-07-16JCET STATS CHIPPAC KOREA LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
JCET STATS CHIPPAC KOREA LTD
Filing Date
2025-08-20
Publication Date
2026-07-16

Smart Images

  • Figure 00000000_0000_ABST
    Figure 00000000_0000_ABST
Patent Text Reader

Abstract

This application provides an apparatus for testing semiconductor packages, comprising: a test board; an adapter socket disposed on and electrically coupled to the test board; a first reference module and a second reference module, each detachably disposed in a reference socket of the adapter socket; and a test socket disposed on the adapter socket. The test socket includes: a socket body having a test socket for housing the semiconductor package, and defining a lower cavity below the test socket, together with the adapter socket, for receiving the first reference module or the second reference module; and a plurality of contact posts extending perpendicularly through the socket body between the test socket and the lower cavity, and movable perpendicularly relative to the socket body.
Need to check novelty before this filing date? Find Prior Art